A power module including at least one substrate, a housing arranged on the at least one power substrate, a first terminal electrically connected to the at least one power substrate, a second terminal including a contact surface, a third terminal electrically connected to the at least one power substrate, a plurality of power devices arranged on and connected to the at least one power substrate, and the third terminal being electrically connected to at least one of the plurality of power devices. The power module further including a base plate and a plurality of pin fins arranged on the base plate and the plurality of pin fins configured to provide direct cooling for the power module.

An object is to provide a technique capable of improving the power efficiency of a semiconductor device. The semiconductor device includes first to sixth parallel connection bodies, each including a semiconductor switching element and a diode connected in antiparallel to the semiconductor switching element. At least one of the voltage drops of the second parallel connection body and the third parallel connection body is smaller than a voltage drop of at least one of the first parallel connection body, the fourth parallel connection body, the fifth parallel connection body, and the sixth parallel connection body.

A circuit is disclosed. The circuit includes a first transistor including a first drain terminal, a first gate terminal and a first source terminal, a depletion-mode transistor including a second drain terminal, a second gate terminal and a second source terminal, the second drain terminal connected to the first drain terminal, the depletion-mode transistor arranged to sense a first voltage at the first drain terminal and generate a second voltage at the second source terminal, and a comparator arranged to receive the second voltage, and transition the first transistor from an on state to an off state in response to the first transistor entering its saturation region of operation. In one aspect, the first transistor includes gallium nitride (GaN). In another aspect, the circuit further includes a logic circuit arranged to receive an output voltage generated by the comparator and to drive the first gate terminal.

Systems and apparatuses are disclosed that include a distributed power system configured to provide power to a number of loads. The system includes power converters configured to receive DC power from a common power source, each of the plurality of power converters configured to provide DC power to a corresponding load from. Each of the power converters is positioned proximal to the corresponding load that it powers.

There are provided a semiconductor module capable of preventing the peeling of a sealing resin on the side where a connection section used for the connection to a semiconductor element is arranged and a manufacturing method for a semiconductor module. A semiconductor module includes: an outer frame; sealing resins; gate signal output terminals, and partition sections laid across the outer flame to partition a space into a plurality of housing sections, in the partition sections which the gate signal output terminals with connection sections exposed are arranged. The partition sections have through holes where sealing resins are formed, the sealing resins connecting adjacent housing sections and the sealing resin formed in the through hole being continuous with the sealing resins formed in the housing sections.

A transformer for a power converter, comprising: a first auxiliary subcore, a central subcore, and a second auxiliary subcore, each respective subcore comprising a lower plate, at least one pair of central spacers, and an upper plate, the lower plate, at least one pair of central spacers, and the upper plate of each subcore, being respectively separated by a gap; the first auxiliary subcore and the central subcore being separated by a gap; the second auxiliary subcore and the central subcore being separated by a gap; a primary coil, encircling a first spacer of the first auxiliary subcore and a first spacer of the central subcore; and a secondary coil, encircling a second spacer of the second auxiliary subcore and a second spacer of the central subcore.

An electrical circuit for reducing electromagnetic noise or interference in a power converter. The circuit includes at least one shunt capacitor arranged to connect with a grounded component of the power converter, wherein the at least one shunt capacitor is further arranged to be driven by an active control signal so as to sink a noise current originating from a noise source to the grounded component of the power converter, wherein the noise source is connected to the grounded component via a capacitive path formed by at least one stray capacitors.

A semiconductor device includes a first switching element; a second switching element; a first metal member; a second metal member; a first terminal that has a potential on a high potential side; a second terminal that has a potential on a low potential side; a third terminal that has a midpoint potential; and a resin part. A first potential part has potential equal to potential of the first terminal. A second potential part has potential equal to potential of the second terminal. A third potential part has potential equal to potential of the third terminal. A first creepage distance between the first potential part and the second potential part is longer than a minimum value of a second creepage distance between the first potential part and the third potential part and a third creepage distance between the second potential part and the third potential part.

Provided is a semiconductor module that can improve the insulation properties at terminals to which electric power is supplied. A semiconductor module includes a negative electrode terminal connected to a negative electrode side of direct current power; a positive electrode terminal disposed above the negative electrode terminal and connected to a positive electrode side of the direct current power in a state where an exposed portion of the negative electrode terminal including one end of the negative electrode terminal is exposed; an insulating sheet disposed between the negative electrode terminal and the positive electrode terminal for insulation between the negative electrode terminal and the positive electrode terminal in a state where an exposed portion of the insulating sheet is exposed between the one end of the negative electrode terminal and one end of the positive electrode terminal; and a first dielectric portion formed to cover at least a corner of the one end of the positive electrode terminal, the corner being in contact with the insulating sheet.

A semiconductor device having a high cutoff resistance capable of suppressing local current/electric field concentration and current concentration at a chip termination portion due to an electric field variation between IGBT cells due to a shape variation and impurity variation during manufacturing. The semiconductor device is characterized by including an emitter electrode formed on a front surface of a semiconductor substrate via an interlayer insulating film, a collector electrode formed on a back surface of the semiconductor substrate, a first semiconductor layer of a first conductivity type in contact with the collector electrode, a second semiconductor layer of a second conductivity type, a central area cell, and an outer peripheral area cell located outside the central area cell.