Patent classifications
H
ELECTRICITY
Load children
H03
ELECTRONIC CIRCUITRY
Load children
H03K
PULSE TECHNIQUE
Load children
17/00
Electronic switching or gating, i.e. not by contact-making and –breaking
Load children Filter patents View analytics View as hierarchy Open in page
H03K17/51
characterised by the components used
Load children Filter patents View analytics View as hierarchy Open in page
H03K17/56
by the use, as active elements, of semiconductor devices
Load children Filter patents View analytics View as hierarchy Open in page
H03K17/60
the devices being bipolar transistors
Load children Filter patents View analytics View as hierarchy Open in page
H03K17/62
Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors
Load children Filter patents View analytics View as hierarchy Open in page
H03K17/6257
with several inputs only combined with selecting means
Load children Filter patents View analytics View as hierarchy Open in page

H03K17/6257

DIFFERENTIAL SWITCH WITH HIGH OFF ISOLATION AND BANDWIDTH
20250266832 · 2025-08-21 ·

In some examples, a circuit includes a first transistor having a control terminal and first and second terminals, the first terminal of the first transistor coupled to a first input terminal, and the second terminal of the first transistor coupled to a first output terminal. The circuit also includes a second transistor having a control terminal and first and second terminals, the first terminal of the second transistor coupled to a second input terminal, and the second terminal of the second transistor coupled to a second output terminal. The circuit also includes a third transistor having a control terminal and first and second terminals, the first terminal of the third transistor coupled to the first input terminal. The circuit also includes a first capacitor having first and second terminals, the first terminal of the first capacitor coupled to the second terminal of the third transistor, and the second terminal of the first capacitor coupled to the second output terminal. The circuit also includes a second capacitor having first and second terminals, the first terminal of the second capacitor coupled to the second input terminal. The circuit also includes a fourth transistor having a control terminal and first and second terminals, the first terminal of the fourth transistor coupled to the second terminal of the second capacitor, and the second terminal of the fourth transistor coupled to the first output terminal.