A three-dimensional structure in which a wiring is provided on a surface is provided. At least a part of the surface of the three-dimensional structure includes an insulating layer containing filler. A recessed gutter for wiring is provided on the surface of the three-dimensional structure, and at least a part of a wiring conductor is embedded in the recessed gutter for wiring.

A package substrate, comprising a package comprising a substrate, the substrate comprising a dielectric layer, a via extending to a top surface of the dielectric layer; and a bond pad stack having a central axis and extending laterally from the via over the first layer. The bond pad stack is structurally integral with the via, wherein the bond pad stack comprises a first layer comprising a first metal disposed on the top of the via and extends laterally from the top of the via over the top surface of the dielectric layer adjacent to the via. The first layer is bonded to the top of the via and the dielectric layer, and a second layer is disposed over the first layer. A third layer is disposed over the second layer. The second layer comprises a second metal and the third layer comprises a third metal. The second layer and the third layer are electrically coupled to the via.

A component carrier for carrying electronic components, wherein the component carrier comprises an at least partially electrically insulating core, at least one electronic component embedded in the core, and a coupling structure with at least one electrically conductive through-connection extending at least partially therethrough and having a component contacting end and a wiring contacting end, wherein the at least one electronic component is electrically contacted directly to the component contacting end, wherein at least an exterior surface portion of the coupling structure has homogeneous ablation properties and is patterned so as to have surface recesses filled with an electrically conductive wiring structure, and wherein the wiring contacting end is electrically contacted directly to the wiring structure.

A motor stator includes a stator core, a winding wound around the stator core, and a circuit board connected with the winding. The circuit board forms a through hole. The through hole has an opening formed at an outer edge of the circuit board. A wire terminal of the winding slides into the through hole via the opening, and a distal end of the wire terminal is bent and soldered to a surface of the circuit board after passing through the through hole.

An integrated circuit package and manufacturing method thereof are described. The integrated circuit package includes pin up conductive plating to form an interconnect, where an opening on a patterned fifth layer photo-resist material located at bottom portion of a base developed for etching selectively the base to form at least an internal opening and at least a positioning opening, wherein the internal opening corresponds with an inside area of a first patterned conductive layer, and the positioning opening corresponds with an outside area of the first patterned conductive layer.

A photosensitive res in composition includes (A) a binder polymer having a structural unit derived from a hydroxyalkyl (meth)acrylate ester having a hydroxyalkyl group having from 1 to 12 carbon atoms, and a structural unit derived from a (meth)acrylic acid; (B) a photopolymerizable compound having an ethylenically unsaturated bond group; (C) a photopolymerization initiator; and (D) a styryl pyridine represented by the Formula (1). In Formula (1), each of R.sup.1, R.sup.2 and R.sup.3 independently represents an alkyl group having from 1 to 20 carbon atoms, an alkoxy group having from 1 to 6 carbon atoms, an alkyl ester group having from 1 to 6 carbon atoms, an amino group, an alkyl amino group having from 1 to 20 carbon atoms, a carboxy group, a ciano group, a nitro group, an acetyl group or a (meth)acryloyl group, each of a, b and c independently represents an integer of from 0 to 5. In a case in which each of a, b and c is independently 2 or more, the plural R.sup.1s, R.sup.2s, and R.sup.3s independently may be the same or different.

##STR00001##

Implementations described and claimed herein provide thin film devices and methods of manufacturing and implanting the same. In one implementation, a shaped insulator is formed having an inner surface, an outer surface, and a profile shaped according to a selected dielectric use. A layer of conductive traces is fabricated on the inner surface of the shaped insulator using biocompatible metallization. An insulating layer is applied over the layer of conductive traces. An electrode array and a connection array are fabricated on the outer surface of the shaped insulator and/or the insulating layer, and the electrode array and the connection array are in electrical communication with the layer of conductive traces to form a flexible circuit. The implantable thin film device is formed from the flexible circuit according to the selected dialectic use.

A deposition apparatus includes a first substrate support for supporting a substrate in a substantially vertical orientation. The substrate has a first main surface, a second main surface opposite the first main surface and a side surface between the first main surface and the second main surface. The deposition apparatus includes a first deposition device for depositing a first conductive pattern or a first resist mask on the side surface of the substrate while the substrate is supported in the substantially vertical orientation by the first substrate support.

A package substrate, comprising a package comprising a substrate, the substrate comprising a dielectric layer, a via extending to a top surface of the dielectric layer; and a bond pad stack having a central axis and extending laterally from the via over the first layer. The bond pad stack is structurally integral with the via, wherein the bond pad stack comprises a first layer comprising a first metal disposed on the top of the via and extends laterally from the top of the via over the top surface of the dielectric layer adjacent to the via. The first layer is bonded to the top of the via and the dielectric layer, and a second layer is disposed over the first layer. A third layer is disposed over the second layer. The second layer comprises a second metal and the third layer comprises a third metal. The second layer and the third layer are electrically coupled to the via.

Provided is a method of manufacturing a printed circuit nano-fiber web. A method of manufacturing a printed circuit nano-fiber web according to an embodiment of the present invention includes (1) a step of electrospinning a spinning solution including a fiber-forming ingredient to manufacture a nano-fiber web; and (2) a step of forming a circuit pattern to coat an outer surface of nano-fiber included in a predetermined region on the nano-fiber web using an electroless plating method. According to the present invention, a circuit pattern-printed nano-fiber web having flexibility and resilience suitable for future smart devices may be realized. In addition, a circuit pattern may be densely formed to a uniform thickness on a flexible nano-fiber web using an electroless plating method, and the flexible nano-fiber web may include a plurality of pores. Accordingly, since the printed circuit nano-fiber web may satisfy waterproofness and air permeability characteristics, it can be used in various future industrial fields including medical devices, such as biopatches, and an electronic device, such as smart devices.