Patent classifications
H10H20/821
Diode-based devices and methods for making the same
In accordance with an embodiment, a diode comprises a substrate, a dielectric material including an opening that exposes a portion of the substrate, the opening having an aspect ratio of at least 1, a bottom diode material including a lower region disposed at least partly in the opening and an upper region extending above the opening, the bottom diode material comprising a semiconductor material that is lattice mismatched to the substrate, a top diode material proximate the upper region of the bottom diode material, and an active diode region between the top and bottom diode materials, the active diode region including a surface extending away from the top surface of the substrate.
Method for manufacturing nano-structured semiconductor light-emitting element
There is provided a method for manufacturing a nanostructure semiconductor light emitting device, including: forming a mask having a plurality of openings on a base layer; growing a first conductivity-type semiconductor layer on exposed regions of the base layer such that the plurality of openings are filled, to form a plurality of nanocores; partially removing the mask such that side surfaces of the plurality of nanocores are exposed; heat-treating the plurality of nanocores after partially removing the mask; sequentially growing an active layer and a second conductivity-type semiconductor layer on surfaces of the plurality of nanocores to form a plurality of light emitting nanostructures, after the heat treatment; and planarizing upper parts of the plurality of light emitting nanostructures such that upper surfaces of the nanocores are exposed.
Light-emitting device having a patterned surface
A light-emitting device comprises a substrate having a top surface and a plurality of patterned units protruding from the top surface; and a light-emitting stack formed on the substrate and having an active layer with a first surface substantially parallel to the top surface, wherein one of the plurality of patterned units comprises a plurality of connecting sides constituting a polygon shape in a top view of the light-emitting device, the one of the plurality of patterned units comprises a vertex and a plurality of inclined surfaces respectively extending from the plurality of connecting sides, the plurality of inclined surfaces commonly join at the vertex in a cross-sectional view of the light-emitting device, the vertex being between the top surface of the substrate and the first surface of the active layer, and six of the plurality of patterned units forms a hexagon in the top view of the light-emitting device.
Nano-structured semiconductor light-emitting element
There is provided a nanostructure semiconductor light emitting device including a base layer formed of a first conductivity-type semiconductor, a first insulating layer disposed on the base layer and having a plurality of first openings exposing partial regions of the base layer, a plurality of nanocores disposed in the exposed regions of the base layer and formed of the first conductivity-type semiconductor, an active layer disposed on surfaces of the plurality of nanocores positioned to be higher than the first insulating layer, a second insulating layer disposed on the first insulating layer and having a plurality of second openings surrounding the plurality of nanocores and the active layer disposed on the surfaces of the plurality of nanocores, and a second conductivity-type semiconductor layer disposed on the surface of the active layer positioned to be higher than the second insulating layer.
Display device
A display device is provided. The display device includes a substrate and a light-emitting diode. The light-emitting diode includes first and second conductive-type semiconductor layers and a light-emitting layer. The second conductive-type semiconductor layer is adjacent to the substrate. The first conductive-type semiconductor layer includes a bulk portion and a reflection layer disposed over a side of the bulk portion. The bulk portion has a first surface away from the light-emitting layer and a second surface adjacent to the light-emitting layer. The second conductive-type semiconductor layer has a third surface adjacent to the light-emitting layer and a fourth surface away from the light-emitting layer. There is a specific relationship between the width of the first surface, the width of the light-emitting layer, the distance from the first surface to the fourth surface, and the distance from the first surface to the light-emitting layer.
LIGHT EMITTING DIODES AND ASSOCIATED METHODS OF MANUFACTURING
Light emitting diodes and associated methods of manufacturing are disclosed herein. In one embodiment, a light emitting diode (LED) includes a substrate, a semiconductor material carried by the substrate, and an active region proximate to the semiconductor material. The semiconductor material has a first surface proximate to the substrate and a second surface opposite the first surface. The second surface of the semiconductor material is generally non-planar, and the active region generally conforms to the non-planar second surface of the semiconductor material.
III-NITRIDE NANOWIRE LED WITH STRAIN MODIFIED SURFACE ACTIVE REGION AND METHOD OF MAKING THEREOF
A light emitting diode (LED) device includes a semiconductor nanowire core, and an In(Al)GaN active region quantum well shell located radially around the semiconductor nanowire core. The active quantum well shell contains indium rich regions having at least 5 atomic percent higher indium content than indium poor regions in the same shell. The active region quantum well shell has a non-uniform surface profile having at least 3 peaks. Each of the at least 3 peaks is separated from an adjacent one of the at least 3 peaks by a valley, and each of the at least 3 peaks extends at least 2 nm in a radial direction away from an adjacent valley.
Surface morphology of non-polar gallium nitride containing substrates
Optical devices such as LEDs and lasers are discloses. The devices include a non-polar gallium nitride substrate member having an off-axis non-polar oriented crystalline surface plane. The off-axis non-polar oriented crystalline surface plane can be up to about 0.6 degrees in a c-plane direction and up to about 20 degrees in a c-plane direction in certain embodiments. In certain embodiments, a gallium nitride containing epitaxial layer is formed overlying the off-axis non-polar oriented crystalline surface plane. In certain embodiments, devices include a surface region overlying the gallium nitride epitaxial layer that is substantially free of hillocks.
Display device using semiconductor light emitting device and method for manufacturing the same
A display device including a substrate; a first electrode on the substrate; and a plurality of semiconductor light emitting devices disposed on the first electrode; and a second electrode. Further, at least one of the semiconductor light emitting devices includes a first conductive semiconductor layer; a second conductive semiconductor layer overlapping with the first conductive semiconductor layer; and an active layer between the first conductive semiconductor layer and the second conductive semiconductor layer. In addition, an upper surface of the second conductive layer includes a recess groove having a bottom portion and a lateral wall portion formed along an edge of the second conductive semiconductor layer, and the second electrode extends partially on the bottom portion of the groove and on the lateral wall portion.
Optoelectronic Semiconductor Chip and Method for Fabrication Thereof
An optoelectronic semiconductor chip is disclosed. In an embodiment the optoelectronic semiconductor chip includes a first semiconductor layer sequence having a plurality of microdiodes, and a second semiconductor layer sequence having an active region. The first semiconductor layer sequence and the second semiconductor layer sequence are based on a nitride compound semiconductor material, the first semiconductor layer sequence is before the first semiconductor layer sequence in the direction of growth, and the microdiodes form an ESD protection for the active region.