The present application provides a method for improving plasma distribution in etching, the RF coil is a circular coil composed of four arcs, and the four arcs are sequentially defined as first to fourth arcs; providing a cross support, wherein heads and tails of the first to fourth arcs are separately connected to the cross support; respectively applying different currents to the first to fourth arcs, which are sequentially first to fourth currents, so that different magnetic fields are formed respectively in areas enclosed by the first to fourth arcs and the cross support connected thereto, wherein the magnetic fields corresponding to the first to fourth currents are sequentially first to fourth magnetic fields; and adjusting the magnitudes of the first to fourth currents to change the first to fourth magnetic fields, thereby changing plasma distribution in the different areas.

A semiconductor device includes an annular semiconductor fin over a semiconductor substrate, a first bottom source/drain structure within the annular semiconductor fin, a second bottom source/drain structure surrounding the annular semiconductor fin, a first silicide layer, a second silicide layer, a first gate structure, a second gate structure, a top source/drain structure, and a contact structure over the top source/drain structure. The first silicide layer and the second silicide layer are over the first bottom source/drain structure and the bottom second source/drain structure, respectively. The first gate structure and the second gate structure are over the first silicide layer and the second silicide layer, respectively. The contact structure includes a lower contact, a middle contact over the lower contact, and an upper contact over the middle contact. A width of the upper contact is greater than a width of the middle contact.

The present disclosure describes a method for fabricating semiconductor structures having transistor arrays with different pitches. The method can include forming a first and second arrays of structures on a semiconductor substrate. The second array of structures can be blocked with a first mask while exposing the first array. A first treatment can be applied to the first array of structures. The first array of structures can be blocked with a second mask while exposing the second array of structures. A second treatment can be applied to the second array of structures, where the second treatment is different from the first treatment.

A plasma processing method includes (a) forming a first protective film on a surface of an inner member of a chamber by a first processing gas including a precursor gas that does not contain halogen; and (b) performing plasma processing on a processing target that is carried in inside the chamber by a plasma of a second processing gas after the first protective film is formed on the surface of the member.

A method and apparatus for forming a semiconductor device are provided. The method includes thermally treating a substrate having one or more silicon nanosheets formed thereon. Thermally treating the substrate includes positioning the substrate in a processing volume of a first processing chamber, the substrate having one or more silicon nanosheets formed thereon. Thermally treating the substrate further includes heating the substrate to a first temperature of more than about 250 degrees Celsius, generating hydrogen radicals using a remote plasma source fluidly coupled with the processing volume, and maintaining the substrate at the first temperature while concurrently exposing the one or more silicon nanosheets to the generated hydrogen radicals. The generated hydrogen radicals remove residual germanium from the one or more silicon nanosheets.

Methods and apparatuses for precise trimming of silicon-containing materials are provided. Methods involve oxidizing silicon-containing materials and thermally removing the oxidized silicon-containing materials at particular temperatures for a self-limiting etch process. Methods also involve a surface reaction limited process using a halogen source and modulated temperature and exposure duration to etch small amounts of silicon-containing materials. Apparatuses are capable of flowing multiple oxidizers at particular temperature ranges to precisely etch substrates.

Methods for forming a CPODE structure with reduced leakage current are disclosed herein. The CPODE structure is formed by etching away a pair of fins and forming a pair of trenches in the substrate where the pair of fins was originally located. A leakage path may be present in the area between the pair of fins. The etching is performed by cycling continuously plasma etch until the trenches are formed. The plasma etch removes any byproducts that may be formed during the fin etch which could reduce or stop the etching of the fins, the area between the pair of fins, and the substrate.

A method of manufacturing a semiconductor device includes reducing a thickness of a device wafer bonded to a carrier wafer, wherein the device wafer includes a device, a portion of the carrier wafer beyond the device, in a plan view, is called a non-bonding area, and a portion of the carrier wafer overlapping the device, in the plan view, is called a device area. The method further includes performing an etching process on the non-bonding area of the carrier wafer, wherein the etching process is performed completely outside the device area of the carrier wafer.

A method for selectively etching silicon germanium with respect to silicon in a stack on a chuck in an etch chamber is provided. The chuck is maintained at a temperature below 15 C. The stack is exposed to an etch gas comprising a fluorine containing gas to selectively etch silicon germanium with respect to silicon.

A method includes forming a first masking layer over a substrate, the first masking layer including a first mask line and a second mask line, heating respective top surfaces of the first mask line and the second mask line with polarized light, and forming a second masking layer over the first masking layer with an area selective deposition process. The second masking layer is thinner over a sidewall of the first mask line than over a top surface of the first mask line.