comprising cells containing a merged floating gate and select transistor