SEMICONDUCTOR PACKAGING STRUCTURE AND PACKAGE HAVING STRESS RELEASE STRUCTURE

Abstract

A semiconductor packaging structure includes a copper heat-sink with a shim projection which provides a stress release structure. The heat-sink with the shim projection may be used in conjunction with a pedestal in order to further reduce the thermal stress produced from the mismatch of thermal properties between the copper heat-sink metal and the ceramic frame. The copper heat-sink with a shim projection may also be part of the semiconductor package along with a lead frame, the ceramic frame, a semiconductor device, a capacitor, a wire bond and a ceramic lid or an encapsulation. The copper heat-sink, the ceramic frame and the lead frame are all chosen to be cost effective, and chosen such that the packaging process for the semiconductor device is able to achieve a smaller size while maintaining high reliability, low cost, and suitability for volume manufacturing.

Claims

1. A semiconductor package comprising: a copper heat-sink comprising a shim projection, wherein the shim projection has a height(H)/width(W) ratio of greater than 1.0; a ceramic frame attached to the shim projection of the copper heat-sink; and a lead frame, wherein the lead frame is attached on the ceramic frame.

2. The semiconductor package of claim 1, wherein the copper heat-sink comprising the shim projection is made by a stamping process on a copper metal sheet.

3. The semiconductor package of claim 2, wherein the shim projection has a tapered structure.

4. The semiconductor of claim 2, wherein the copper heat-sink further comprises a pedestal for device mounting.

5. The semiconductor package of claim 4, wherein the stamping process is a progressive stamping process wherein the pedestal of the heat-sink is made on a first step and the shim projection of the heat-sink is made on a second step.

6. The semiconductor package of claim 1, wherein the copper heat-sink is treated with an annealing process.

7. The semiconductor package of claim 1, wherein the copper heat-sink has a convex structure.

8. The semiconductor package of claim 1 wherein the copper heat-sink has a stepped structure on a bottom surface.

9. The semiconductor package of claim 1, wherein the shim projection has a round shape from the top view.

10. The semiconductor package of claim 1, wherein the shim projection has corner radiuses on a rectangular shape.

11. The semiconductor package of claim 1, wherein the ceramic frame has an edge chamfer.

12. The semiconductor package of claim 11, wherein the ceramic frame has a metallization rundown on the edge chamfer.

13. The semiconductor package of claim 1, wherein the ceramic frame has inner corner radiuses on a cavity.

14. The semiconductor package of claim 1, wherein the ceramic frame has a high temperature fired metallization.

15. The semiconductor package of claim 1, wherein the lead frame has a dummy lead for an electrolytic plating contact.

16. The semiconductor package of claim 14, wherein the heat-sink, the lead frame and the metallization have an electrolytic plating comprising a nickel plating, a palladium plating and a gold plating.

17. A semiconductor packaging structure comprising: a copper heat-sink, wherein the copper heat-sink has a shim projection and a pedestal, wherein the shim projection has a height(H)/width(W) ratio of greater than 1.0; a ceramic frame, which is attached to the shim-projection of the heat-sink; a lead frame, wherein the lead frame is attached on the ceramic frame; a semiconductor device, wherein the semiconductor device is mounted on the pedestal; a capacitor, wherein the capacitor is mounted on the pedestal; a wire bond, wherein the wire bond connects the semiconductor device, and the capacitor; and a ceramic lid, wherein the ceramic lid has adhesive material to make a seal.

18. A semiconductor packaging structure comprising: a copper heat-sink, wherein the copper heat-sink has a shim projection and a pedestal, wherein the shim projection has a height(H)/width(W) ratio of greater than 1.0; a ceramic frame, which is attached to the shim-projection of the heat-sink; a metal lead frame, wherein the metal frame is attached on the dielectric frame; a semiconductor device, wherein the semiconductor device is mounting on the pedestal; a capacitor, wherein the capacitor is mounting on the pedestal; and a sealing structure or an encapsulation, wherein the encapsulation covers the semiconductor device in the semiconductor package.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] It is to be understood that the drawings are solely for a purpose of illustration and do not define the limits of the invention(s). Furthermore, the components in the figures are not necessarily to scale. In the figures, like reference numerals designate corresponding parts throughout the different views.

[0008] FIG. 1 is an exploded view of a structure of a semiconductor package, including a stress release structure.

[0009] FIG. 2 is a cross section of a semiconductor packaging structure and semiconductor package with a hermetic lid.

[0010] FIG. 3 is a cross section of a semiconductor packaging structure and semiconductor package with a non-hermetic encapsulation.

[0011] FIG. 4 is a cross section of a heat-sink, displaying the dimensions of a shim projection for a semiconductor package.

[0012] FIG. 5 shows simulated test results regarding a ceramic stress peak on each shim projection H/W ratio of a heat-sink for a semiconductor package.

[0013] FIG. 6 is an illustration depicting a heat-sink stamp process for making a semiconductor package.

[0014] FIG. 7 is a cross section view of a convex structure of a heat-sink for a semiconductor package.

[0015] FIG. 8 is a cross section view of a stepped structure of a heat-sink for a semiconductor package.

[0016] FIG. 9 is a top view of a heat-sink including a shim projection with a round shape for a semiconductor package.

[0017] FIG. 10 is a top view of a heat-sink including a shim projection with a corner radiuses of rectangular shape or square shape for a semiconductor package.

[0018] FIG. 11 is a cross section view of a ceramic frame including a metallization rundown on an edge chamfer for a semiconductor package.

[0019] FIG. 12 is a bottom view of a ceramic frame including an inner corner radius and metallization for a semiconductor package.

[0020] FIG. 13 is a top view of a semiconductor package with a dummy lead for electrolytic plating.

[0021] FIG. 14 is a top view of multiple parts on a strip form structure of the semiconductor package.

DETAILED DESCRIPTION

[0022] FIG. 1 depicts a structure of a semiconductor package 100, which includes a stress release structure. The semiconductor package 100 includes a heat-sink 1. The heat-sink 1 may be constructed of copper or other copper material as discussed below. The copper heat-sink 1 may also form a part of the semiconductor package. The copper heat-sink 1 has a shim projection 1-1. The copper heat-sink may also have a pedestal 1-2 for mounting semiconductor devices and components. The semiconductor package 100 also includes a lead frame 3. The lead frame includes terminals to connect to a semiconductor device or a component. The lead frame 3 is electrically isolated from copper heat-sink 1 by using a ceramic frame 2 with a metallization 22. The lead frame 3 is attached on the ceramic frame 2, and the ceramic frame 2 is attached the heat-sink 1 by using a braze, a solder, or a glue. The semiconductor package has a plating for device attach and wire bonding for component assembly.

[0023] FIG. 2 depicts a cross section of the semiconductor packaging structure. It includes a semiconductor device 4 and a capacitor 5. Wire bond 6 is a connection between the semiconductor package 100, and an internal semiconductor device and component 101. FIG. 2 includes a hermetic lid 7 with adhesive material 8 which provide a sealing structure 103 for the semiconductor package. It is also possible to use a different sealing structure 103, such as an encapsulation 9 as depicted in FIG. 3 as a non-hermetic sealing method.

[0024] The ceramic frame 2 normally is an alumina material with high reliability and good adhesive metallization, and is capable of being manufactured in volume. However, the copper heat-sink 1 has a relatively high Coefficient of Thermal Expansion (CTE) of 17 ppm/° C. (40° C. to 400° C.). The alumina ceramic frame 2 typically has a CTE of 7 ppm/° C. (40° C. to 400° C.). During an environmental test, the semiconductor package will have to withstand a thermal cycling test. The temperature range after the semiconductor device assembly for checking reliability via thermal cycling is from −65° C. to +150° C. for a 500 cycle test. In the semiconductor package 100, the copper heat-sink 1 has the shim projection 1-1 which acts as a stress release structure for the difference of between the CTE of the ceramic frame and the copper heat-sink.

[0025] FIG. 4 depicts a cross section of a heat-sink 1 along with the dimensions of a shim projection for a semiconductor package. A shim projection ratio “Height (H)/Width (W)” is a key parameter for the stress release structure. The shim may also be tapered as shown in FIG. 4. For example, the width of the top of the shim projection 1-1 is “Width (W)” while the width at foot of the shim projection 1-1 is “Width (W)+0.006 inch.” A tapered structure may make it easier to produce in volume via a stamping process with less residual stress.

[0026] FIG. 5 illustrates the ceramic stress peak for each shim projection ratio of heat-sink for the semiconductor package during a thermal cycling test. A thermal cycling test may cycle temperatures from −65° C. to +150° C. for 500 cycles. At the shim projection ratio Height (H)/Width (W)=1.0, the ceramic stress peak is 600 MPa, which is maximum strength level for ceramic strength to with stand the thermal cycling test. Thus, the ratio Height (H)/Width (W)>1.0 design condition of the shim projection produces the outstanding stress release effect as shown in the graph of FIG. 5.

[0027] The copper heat-sink 1 has a good thermal conductivity, which is 391 W/m*K. The thermal conductivity is higher than that of any major copper alloy material, such a copper/tungsten or a copper/molybdenum composite, or a clad type metal. In addition, the copper material is softer than other materials, making it suitable for a stamping process. Therefore, the metal parts cost for such a heat-sink is at a lowest level for volume production. The copper heat-sink 1 is either pure copper, or alternatively, more than 97.5 w % copper, with the remainder comprised of at least one element from the group consisting of iron (Fe), nickel (Ni), tin (Sn), zirconium (Zr), chromium (Cr), cobalt (Co) and phosphorus (P), which all have a thermal conductivity of more than 300 W/m*K.

[0028] The ceramic frame 2 and the hermetic lid 7 may be comprised of ceramic material including, but not limited to, alumina, aluminum nitride, zirconia, forsterite, steatite, silicon carbide and silicon nitride. The metallization 22 may be comprised of a high temperature (>700° C.) fired metallization including, but not limited to, Tungsten (W), Molybdenum (Mo), Moly-Manganese (MoMn), Copper (Cu), Silver (Ag), Gold (Au), Titanium (Ti), Platinum (Pt), Nichrome (NiCr), Ag—Cu—Ti alloy (active filler metal), and other adhesive metallizations.

[0029] The lead frame 3 may include a Fe—Ni alloy, Fe—Ni—Co alloy, Cu—Ni alloy, Cu, Ni, Fe and/or other metals with equivalent performance.

[0030] The copper heat-sink 1, the ceramic frame 2 and the lead frame 3 are attached by brazing material or adhesive material including, but not limited to AgCu, AuGe, AuSi, AuSn, PbSn, Pb free solder, any other solders or glues.

[0031] FIG. 6 is an illustration depicting the steps of making a heat-sink via a stamping process for a semiconductor package. The process flow shows a copper metal sheet 11. A pedestal 13-B is made via stamping on the copper metal 11 at a step-1. At step-2, a shim projection 13-A is made on a copper metal 11. At step-3, a cutting outline is made of the copper metal 11. The shim projection 13-A and the pedestal 13-B may be produced from these steps by using upper stamp tools 91, 92 and 93 on a progressive stamping process in volume production.

[0032] FIG. 7 is a cross section view of copper heat-sink 1 of the semiconductor package, in which heat-sink 1 has a convex structure. The heat-sink 1 has a convex structure 15 on a bottom surface in order to compensate for a concave structure forming after temperature cycling test. The copper heat-sink 1 has a relatively high CTE (Coefficient of Thermal Expansion) 17 ppm/° C. (40° C. to 400° C.) while the alumina ceramic frame has CTE 7 ppm/° C. (40° C. to 400° C.). The convex structure will reduce the stress within the semiconductor due to CTE of the copper heat-sink being higher than CTE of the ceramic frame.

[0033] FIG. 8 is a cross section view of copper heat-sink 1 of the semiconductor package in which heat-sink 1 has a stepped structure. The copper heat-sink 1 has the stepped structure 16 on the bottom surface in order to prevent functionality of the heat-sink being deteriorated because of inadequate thermal dissipation and electrical grounding due to a concave structure being formed at the bottom of the heat-sink after a thermal cycling test.

[0034] FIG. 9 is a top view of heat-sink 1, which includes the shim projection in a round shape for the semiconductor package. The round-shaped shim projection 17 scatters the stress peak on the ceramic frame due to the differentiation between the CTE of the copper heat-sink 1 and the ceramic frame.

[0035] FIG. 10 is top view of heat-sink 1 wherein the shim projection has corner radiuses of rectangular shape or square shape for the semiconductor package. The shim projection with rectangular or square corner radiuses 18 scatters the stress peak on the ceramic frame due to the differentiation between the CTE of the copper heat-sink 1 and the ceramic frame 2.

[0036] The circular shim projection 17 and/or the rectangular shim projection 18 may be treated with an annealing process. The annealing process may soften the shim projection in order to release the stress due to the difference in CTE between the copper heat-sink 1 and the ceramic frame 2.

[0037] FIG. 11 is a cross section view of ceramic frame 2 for the semiconductor package, which includes a metallization rundown on an edge chamfer. The ceramic frame 2 has the metallization 22 with a rundown of metallization 23 on an edge chamfer 21 to enhance the ceramic strength. If ceramic frame 2 has an edge chamfer, then the ceramic frame 2 may be made by a dry press method. The ceramic edge chamfer 21, metallization 22, and metallization rundown 23 may scatter the stress peak on the ceramic frame 2 due to the difference between the CTE of the copper heat-sink 1 and the ceramic frame 2.

[0038] FIG. 12 is a bottom view of ceramic frame 2, which includes an inside corner radius and metallization for the semiconductor package. The ceramic frame 2 has the inside corner radius 24 with the metallization 22. The inside corners of ceramic frame 2 distributes the peak stress on the ceramic frame caused by the difference between the CTE of the copper heat-sink 1 and the ceramic frame 2.

[0039] FIG. 13 is a top view of the semiconductor package 100 with a dummy lead 31 for electrolytic plating. The semiconductor package 100 has a lead frame 3 that is made by a stamping process. Making the lead frame 3 via a stamping process tends to lower costs in volume production. The lead frame 3 has a dummy lead 31 for an electrolytic plating contact, because the copper heat-sink 1 is electrically isolated from the lead frame 3.

[0040] FIG. 14 is a top view of multiple parts on a strip form structure 32 for the semiconductor package. The semiconductor package 100 has multiple parts on a strip form structure 32, because of the smaller package size. In case of using multiple parts strip formed lead, the process cost has been reduced per parts for the semiconductor package and the packaging process as well.

[0041] The semiconductor package has electrolytic plating comprising a nickel plating, a palladium plating and a gold plating on the heat-sink, the lead frame and the metallization. The palladium plating including, but not limited to, pure Palladium (Pd), Palladium Cobalt alloy(Pd Co), Palladium Nickel alloy (Pa Ni), and Palladium Indium alloy (Pd In). The palladium plating provides a lower plating cost due to a thinner gold thickness and having a function as a diffusion barrier between the nickel plating and gold plating.