Power generator with frequency tuning for use with plasma loads
09773644 · 2017-09-26
Assignee
Inventors
Cpc classification
H03F3/189
ELECTRICITY
H03L1/00
ELECTRICITY
H03F1/56
ELECTRICITY
H03L7/26
ELECTRICITY
International classification
H03L1/00
ELECTRICITY
H03L7/26
ELECTRICITY
H03F3/189
ELECTRICITY
Abstract
A generator and method for tuning the generator are disclosed. The method includes setting the frequency of power applied by the generator to a current best frequency and sensing a characteristic of the power applied by the generator. A current best error based upon the characteristic of the power is determined, and the frequency of the power at the current best frequency is maintained for a main-time-period. The frequency of the power is then changed to a probe frequency and maintained at the probe frequency for a probe-time-period, which is less than the main-time-period. The current best frequency is set to the probe frequency if the error at the probe frequency is less than the error at the current best frequency.
Claims
1. A generator comprising: a controllable signal generator to generate a frequency in response to a frequency control signal; a power amplifier to generate power at the generated frequency, wherein the power amplifier has a source impedance matched to an impedance presented to the power amplifier; an output line coupled to the power amplifier; a sensor coupled to the power amplifier, the sensor generates an output signal indicative of an impedance presented to the power amplifier; a controller that is coupled to the sensor and the controllable signal generator, the controller provides the frequency control signal to the controllable signal generator in response to the output signal indicative of the impedance presented to the power amplifier, the controller including a processor and a non-transitory, tangible processor readable storage medium encoded with processor readable instructions for adjusting the frequency control signal, the instructions including instructions for: setting the frequency control signal to a current best level so the controllable signal generator generates a current best frequency; determining a current best error based upon the output signal from the sensor; maintaining the frequency control signal at the current best level for a main-time-period; changing the frequency control signal to a probe level so the signal generator generates a probe frequency; maintaining the frequency control signal at the probe level so the signal generator maintains the probe frequency for a probe-time-period, wherein the probe-time-period is less than the main-time-period; and setting the current best frequency to the probe frequency, without changing the frequency from the probe frequency, if the error at the probe frequency is less than the error at the current best frequency.
2. The generator of claim 1, wherein the error is a measure of how close the impedance presented to the generator is a desired impedance.
3. The generator of claim 2, wherein the error is a load reflection coefficient magnitude.
4. The generator of claim 3, wherein the load reflection coefficient magnitude is calculated with respect to an impedance of 50Ω.
5. The generator of claim 1, wherein the probe-time-period is less than 100 microseconds.
6. The generator of claim 1, wherein the probe-time-period is less than ten percent of the main-time-period.
7. The generator of claim 1, wherein the power amplifier includes a balanced amplifier.
8. A generator comprising: a controllable signal generator to generate a frequency in response to a frequency control signal; a power amplifier to generate power at the generated frequency, wherein the power amplifier includes a balanced amplifier that has a source impedance matched to an impedance presented to the power amplifier; an output line coupled to the power amplifier; a sensor coupled to the power amplifier, the sensor generates an output signal indicative of the impedance presented to the power amplifier; control means, coupled to the sensor and the controllable signal generator, for providing the frequency control signal to the controllable signal generator in response to the output signal indicative of the impedance presented to the power amplifier, the control means including: means for setting the frequency control signal to a current best level so the controllable signal generator generates a current best frequency; means for determining a current best error based upon the output signal from the sensor; means for maintaining the frequency control signal at the current best level for a main-time-period; means for changing the frequency control signal to a probe level so the signal generator generates a probe frequency; means for maintaining the frequency control signal at the probe level so the signal generator maintains the probe frequency for a probe-time-period, wherein the probe-time-period is less than the main-time-period; and means for setting the current best frequency to the probe frequency, without changing the frequency from the probe frequency, if the error at the probe frequency is less than the error at the current best frequency.
9. The generator of claim 8, wherein the error is a measure of how close the impedance presented to the generator is a desired impedance.
10. The generator of claim 9, wherein the error is a load reflection coefficient magnitude.
11. The generator of claim 10, wherein the load reflection coefficient magnitude is calculated with respect to an impedance of 50Ω.
12. The generator of claim 9, wherein the probe-time-period is less than 100 microseconds.
13. A generator comprising: a power amplifier that provides the generator a source impedance matched to an impedance presented to the power amplifier; means for coupling the generator to a plasma chamber; means for igniting a plasma in the plasma chamber; an impedance a controller configured to change a frequency of the power applied to the plasma chamber from a current best frequency to a probe frequency, after a single probe at the probe frequency, if an error at the probe frequency is less than an error at the current best frequency.
14. The generator of claim 13, wherein the controller is configured to calculate the error as a measure of how close the impedance presented to the generator is to the source impedance of the generator.
15. The generator of claim 14, wherein the error is a load reflection coefficient magnitude.
16. The generator of claim 15, wherein the load reflection coefficient magnitude is calculated with respect to an impedance of 50Ω.
17. The generator of claim 14 including a sensor coupled to the power amplifier, the sensor generates an output signal indicative of the impedance presented to the power amplifier, and the controller is configured to calculate the error.
Description
BRIEF DESCRIPTION OF THE DRAWINGS
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
DETAILED DESCRIPTION
(10) The word “exemplary” is used herein to mean “serving as an example, instance, or illustration.” Any embodiment described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other embodiments.
(11) Embodiments of the current invention solve the problem of finding a global optimum to the tuning problem without extinguishing a plasma load. The problem can be understood by referring to
(12) To understand the problem, note that in order not to extinguish the plasma, the time spent probing a frequency can typically be no longer than a few tens of microseconds. If the load reflection coefficient at the frequency being probed is high and more than a few tens of microseconds are spent at that frequency, the plasma can extinguish. At the same time, the time that it takes the power control system of the generator to adjust to the desired power level is typically on the order of a few hundreds of microseconds, so for all practical purposes the reflection coefficient of the load is measured at the same power control input to the power amplifier with the actual power determined by the load impedance.
(13) In the prior art it is known that a table of frequencies and associated reflection coefficients is compiled by probing to find the best operating frequency. Compiling such a table (e.g., as described in U.S. Pat. No. 7,839,223, which is incorporated herein by reference) is difficult because each candidate frequency may have to be visited multiple times until the load reflection coefficient is measured at the desired power level. The reason why the load reflection coefficient must be measured at the correct power level is due to the nonlinear nature of the load and can be understood by referring to
(14) Referring to
(15) However, when the frequency-probing algorithm is combined with a power amplifier with a source impedance matched to the nominal load impedance (typically 50Ω) the algorithm can be simplified. To understand why, reference is made to
(16) To describe the algorithm the following variables are defined:
(17) f.sub.start: start frequency
(18) f.sub.0: minimum frequency
(19) f.sub.1: maximum frequency
(20) e.sub.main: error at current best frequency
(21) f.sub.main: current best frequency
(22) t.sub.main: time that the generator stays at current best frequency
(23) t.sub.probe: time that the generator takes to probe a frequency
(24) f.sub.probe: probe frequency
(25) Referring next to
(26) As depicted in
(27) If the probe error (e.g., e.sub.probe1) at the probe frequency (e.g., f.sub.probe1) is lower than the current best error (e.g., e.sub.main1) (Block 510), the generator sets the current best frequency (f.sub.main) to the probe frequency (f.sub.probe) (Block 512). The current best error (e.sub.main) is then determined at the new current best frequency (f.sub.main) (Block 502) and the process is then repeated. As depicted, if the probe error (e.g., e.sub.probe1) at the probe frequency (e.g., f.sub.probe1) is not less than the current best error (e.g., e.sub.main1) (Block 510), the generator frequency is set again to the current best frequency (e.g., f.sub.main1) (Block 514), and the process is then repeated.
(28) The choice of probe frequencies depends on the application, but to ensure that the entire frequency range is evaluated, an initial sweep should cover the entire frequency range of the generator in frequency steps small enough to ensure that minima in the error are not missed by jumping over areas of minimum error. After an initial sweep a smaller range around f.sub.main can be probed to refine the tuning. Refining of the range can be repeated until the best operating frequency is determined with su└cient accuracy. [
(29) The tuning algorithm may be augmented by conditions for starting and stopping the tuning algorithm. For example, a lower and upper target for the error as well as a time to get to the lower target is typically set. The tuning algorithm will then attempt to get to the lower target in the allotted time. If it reaches the lower target the algorithm stops, and if the allotted time is exceeded, the algorithm stops if the error is less than the upper target. Once the algorithm is stopped, it is generally re-started when the upper target is exceeded. If the algorithm fails to reach the upper or lower targets, errors and warnings may be issued to the system controller.
(30) Referring next to
(31)
(32) Referring next to
(33) Control system 900 in this embodiment includes at least a processor 901 such as a central processing unit (CPU) or an FPGA to name two non-limiting examples. The control system 900 may also comprise a memory 903 and storage 908, both communicating with each other, and with other components, via a bus 940. The bus 940 may also link a display 932, one or more input devices 933 (which may, for example, include a keypad, a keyboard, a mouse, a stylus, etc.), one or more output devices 934, one or more storage devices 935, and various non-transitory, tangible processor-readable storage media 936 with each other and with one or more of the processor 901, the memory 903, and the storage 908. All of these elements may interface directly or via one or more interfaces or adaptors to the bus 940. For instance, the various non-transitory, tangible processor-readable storage media 936 can interface with the bus 940 via storage medium interface 926. Control system 900 may have any suitable physical form, including but not limited to one or more integrated circuits (ICs), printed circuit boards (PCBs), mobile handheld devices, laptop or notebook computers, distributed computer systems, computing grids, or servers.
(34) Processor(s) 901 (or central processing unit(s) (CPU(s))) optionally contains a cache memory unit 902 for temporary local storage of instructions, data, or processor addresses. Processor(s) 901 are configured to assist in execution of non-transitory processor-readable instructions stored on at least one non-transitory, tangible processor-readable storage medium. Control system 900 may provide functionality as a result of the processor(s) 901 executing instructions embodied in one or more non-transitory, tangible processor-readable storage media, such as memory 903, storage 908, storage devices 935, and/or storage medium 936 (e.g., read only memory (ROM)). For instance, instructions to effectuate one or more steps of the method described with reference to
(35) The signal input component 950 generally operates to receive signals (e.g., digital and/or analog signals) that provide information about one or more aspects of the RF power output 718. For example, the RF sensor 716 may include voltage and/or current sensors (e.g., VI sensors, directional couplers, simple voltage sensors, or current transducers) that provide analog voltage signals, which are received and converted to digital signals by the signal input component 950.
(36) The signal output component 960 may include digital-to-analog components known to those of ordinary skill in the art to generate the frequency control signal 710 to control the frequency of the signal generated by the signal generator 712, which may be implemented by any of a variety of signal generators known to those of skill in the art. For example, the frequency control signal 710 may be a voltage that is varied to effectuate (via the signal generator 712) the frequency changes that are made to tune the generator as described with reference to
(37) The memory 903 may include various components (e.g., non-transitory, tangible processor-readable storage media) including, but not limited to, a random access memory component (e.g., RAM 904) (e.g., a static RAM “SRAM”, a dynamic RAM “DRAM, etc.), a read-only component (e.g., ROM 905), and any combinations thereof. ROM 905 may act to communicate data and instructions unidirectionally to processor(s) 901, and RAM 904 may act to communicate data and instructions bidirectionally with processor(s) 901. ROM 905 and RAM 904 may include any suitable non-transitory, tangible processor-readable storage media described below. In some instances, ROM 905 and RAM 904 include non-transitory, tangible processor-readable storage media for carrying out the methods described herein.
(38) Fixed storage 908 is connected bidirectionally to processor(s) 901, optionally through storage control unit 907. Fixed storage 908 provides additional data storage capacity and may also include any suitable non-transitory, tangible processor-readable media described herein. Storage 908 may be used to store operating system 009, EXECs 910 (executables), data 911, API applications 912 (application programs), and the like. Often, although not always, storage 908 is a secondary storage medium (such as a hard disk) that is slower than primary storage (e.g., memory 903). Storage 908 can also include an optical disk drive, a solid-state memory device (e.g., flash-based systems), or a combination of any of the above. Information in storage 908 may, in appropriate cases, be incorporated as virtual memory in memory 903.
(39) In one example, storage device(s) 935 may be removably interfaced with control system 900 (e.g., via an external port connector (not shown)) via a storage device interface 925. Particularly, storage device(s) 935 and an associated machine-readable medium may provide nonvolatile and/or volatile storage of machine-readable instructions, data structures, program modules, and/or other data for the control system 900. In one example, software may reside, completely or partially, within a machine-readable medium on storage device(s) 935. In another example, software may reside, completely or partially, within processor(s) 901.
(40) Bus 940 connects a wide variety of subsystems. Herein, reference to a bus may encompass one or more digital signal lines serving a common function, where appropriate. Bus 940 may be any of several types of bus structures including, but not limited to, a memory bus, a memory controller, a peripheral bus, a local bus, and any combinations thereof, using any of a variety of bus architectures. As an example and not by way of limitation, such architectures include an Industry Standard Architecture (ISA) bus, an Enhanced ISA (EISA) bus, a Micro Channel Architecture (MCA) bus, a Video Electronics Standards Association local bus (VLB), a Peripheral Component Interconnect (PCI) bus, a PCI-Express (PCI-X) bus, an Accelerated Graphics Port (AGP) bus, HyperTransport (HTX) bus, serial advanced technology attachment (SATA) bus, and any combinations thereof.
(41) Control system 900 may also include an input device 933. In one example, a user of control system 900 may enter commands and/or other information into control system 900 via input device(s) 933. Examples of an input device(s) 933 include, but are not limited to, a touch screen, an alpha-numeric input device (e.g., a keyboard), a pointing device (e.g., a mouse or touchpad), a touchpad, a joystick, a gamepad, an audio input device (e.g., a microphone, a voice response system, etc.), an optical scanner, a video or still image capture device (e.g., a camera), and any combinations thereof. Input device(s) 933 may be interfaced to bus 940 via any of a variety of input interfaces 923 (e.g., input interface 923) including, but not limited to, serial, parallel, game port, USB, FIREWIRE, THUNDERBOLT, or any combination of the above.
(42) Information and data can be displayed through a display 932. Examples of a display 932 include, but are not limited to, a liquid crystal display (LCD), an organic liquid crystal display (OLED), a cathode ray tube (CRT), a plasma display, and any combinations thereof. The display 932 can interface to the processor(s) 901, memory 903, and fixed storage 908, as well as other devices, such as input device(s) 933, via the bus 940. The display 932 is linked to the bus 940 via a video interface 922, and transport of data between the display 932 and the bus 940 can be controlled via the graphics control 921.
(43) In addition or as an alternative, control system 900 may provide functionality as a result of logic hardwired or otherwise embodied in a circuit, which may operate in place of or together with software to execute one or more steps of the method described with reference to
(44) The various illustrative logical blocks, modules, and circuits described in connection with the embodiments disclosed herein may be implemented or performed with a general purpose processor, a digital signal processor (DSP), an application specific integrated circuit (ASIC), a field programmable gate array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A general purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.
(45) The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.