Current-mode Schmitt trigger using current output stages

Abstract

A current-mode Schmitt Trigger includes a plurality of current output stages connected to a common supply voltage that powers the current-mode Schmitt Trigger, a main input on one of the current output stages that receives an input current, and a non-inverting output on a different one of the current output stages that is shorted to the main input to establish a positive closed-loop feedback and supplies a non-inverting output current as the input current. The current-mode Schmitt Trigger includes only active components.

Claims

1. A current-mode Schmitt Trigger comprising: a plurality of current output stages connected to a common supply voltage that powers the current-mode Schmitt Trigger; a main input on one of the current output stages that receives an input current; and a non-inverting output on a different one of the current output stages that: is shorted to the main input to establish a positive closed-loop feedback; and supplies a non-inverting output current as the input current, wherein the current-mode Schmitt Trigger includes only active components.

2. The current-mode Schmitt Trigger of claim 1, wherein at least two of the current output stages each comprises a pair of balanced output currents.

3. The current-mode Schmitt Trigger of claim 2, wherein the pair of balanced output currents comprises a non-inverting output current and an inverting output current with a same amplitude.

4. The current-mode Schmitt Trigger of claim 1, wherein the current output stages comprise: an input stage that comprises the main input; a hysteresis control stage that comprises the non-inverting output shorted to the main input; and an output amplitude control stage.

5. The current-mode Schmitt Trigger of claim 4, wherein the input stage is a current to voltage convertor that converts the input current into an output voltage, and the output voltage is fed into an input of the hysteresis control stage and an input of the output amplitude control stage.

6. The current-mode Schmitt Trigger of claim 4, wherein the hysteresis control stage: comprises an inverting output with an amplitude equal to an amplitude of the non-inverting output; and generates a first biasing current, and the output amplitude control stage generates a second biasing current.

7. The current-mode Schmitt Trigger of claim 6, wherein transfer characteristics of the current-mode Schmitt Trigger are independent of the common supply voltage that powers that current-mode Schmitt Trigger.

8. The current-mode Schmitt Trigger of claim 7, wherein the transfer characteristics of the current-mode Schmitt Trigger are controlled by the first biasing current and the second biasing current.

9. The current-mode Schmitt Trigger of claim 1, wherein the current-mode Schmitt Trigger comprises only complementary metal-oxide-semiconductors (CMOS) as the active components.

10. The current-mode Schmitt Trigger of claim 4, wherein the output amplitude stage comprises: a pair of balanced output currents comprising a non-inverting output current and an inverting output current; a comparator that causes amplitudes of the pair of balanced output currents to match one another.

11. A current output stage (COS) of a current-mode Schmitt Trigger including multiple ones of the COS connected to a common supply voltage that powers the current-mode Schmitt Trigger, the COS comprising: a plurality of complementary metal-oxide-semiconductors (CMOS) comprising an NMOS and a PMOS; an input between a gate of the NMOS and the PMOS of at least one of a first CMOS and a second CMOS among the plurality of CMOSs; a first output between a drain of the first CMOS and a drain of the second CMOS; and a second output between drains of a third CMOS and a fourth CMOS among the plurality of CMOSs, wherein the current-mode Schmitt Trigger comprises a main input on a first COS among multiple ones of the COS and a non-inverting output on a second COS among multiple ones of the COS, and the non-inverting output is shorted to the main input to establish a positive closed-loop feedback and supplies a non-inverting output current as the input current.

12. The COS of claim 11, wherein the COS includes only the plurality of CMOSs and no other components.

13. The COS of claim 11, further comprising: the first output outputs a non-inverting current signal; and the second output outputs an inverting current signal.

14. The COS of claim 13, wherein the non-inverting current signal and inverting current signal have identical amplitudes and frequencies of oscillation.

15. The COS of claim 11, wherein the first CMOS and the third CMOS are n-channel CMOSs.

16. The COS of claim 11, wherein the second CMOS and the fourth CMOS are p-channel CMOS.

17. The COS of claim 11, wherein the COS receives an input voltage at the input and converts the input voltage into balanced current output signals.

18. The COS of claim 11, wherein the COS includes a biasing current that flows between drains of a fifth CMOS and a sixth CMOS among the plurality of CMOSs, the fifth CMOS is an n-channel CMOS, and the sixth CMOS is a p-channel CMOS.

19. The COS of claim 11, wherein the COS receives an input current at the input and converts the input current into balanced output voltages.

20. The COS of claim 11, wherein the COS operates as a current-to-voltage convertor when the input receives an input current and as a voltage-to-current convertor when the input receives an input voltage.

Description

BRIEF DESCRIPTION OF DRAWINGS

(1) Specific embodiments of the disclosed technology will now be described in detail with reference to the accompanying figures. Like elements in the various figures are denoted by like reference numerals for consistency.

(2) FIG. 1 shows a diagram in accordance with one or more embodiments.

(3) FIG. 2 shows a diagram in accordance with one or more embodiments.

(4) FIG. 3 shows a diagram in accordance with one or more embodiments.

(5) FIGS. 4A-4B show graphs in accordance with one or more embodiments.

(6) FIGS. 5A-5B show graphs in accordance with one or more embodiments.

DETAILED DESCRIPTION

(7) In the following detailed description of embodiments of the disclosure, numerous specific details are set forth in order to provide a more thorough understanding of the disclosure. However, it will be apparent to one of ordinary skill in the art that the disclosure may be practiced without these specific details. In other instances, well-known features have not been described in detail to avoid unnecessarily complicating the description.

(8) Throughout the application, ordinal numbers (e.g., first, second, third, etc.) may be used as an adjective for an element (i.e., any noun in the application). The use of ordinal numbers is not to imply or create any particular ordering of the elements nor to limit any element to being only a single element unless expressly disclosed, such as using the terms “before”, “after”, “single”, and other such terminology. Rather, the use of ordinal numbers is to distinguish between the elements. By way of an example, a first element is distinct from a second element, and the first element may encompass more than one element and succeed (or precede) the second element in an ordering of elements.

(9) In general, embodiments disclosed herein provide a current-mode Schmitt Trigger utilizing complementary metal-oxide-semiconductor (CMOS) technology. The current-mode Schmitt Trigger of one or more embodiments includes at least three current output stages (COS). Each COS includes a biasing current and two complementary output signals (i.e., differential output signals). Such a configuration advantageously provides a Schmitt Trigger with transfer characteristics (e.g., output amplitude and hysteresis) that are independent of supply voltage and transistor parameters. The current-mode Schmitt Trigger of one or more embodiments also advantageously does not include any passive components (e.g., resistors), and operates in pure current mode making it suitable for low voltage operations. This also advantageously eliminates the need for using buffers to derive loads.

(10) FIG. 1 shows a single current output stage (COS) (100) of the current-mode Schmitt Trigger of one or more embodiments. As shown in FIG. 1, the COS (100) includes only active components (e.g., semiconductors and transistors) without any passive components (e.g., resistors). In particular, the COS (100) includes a plurality of CMOSs (M1-M8) powered by supply voltages (VDD, VSS). The plurality of CMOSs (M1-M8) includes four (4) P-channel CMOSs (M1, M2, M5, M6) and four (4) N-channel CMOSs (M3, M4, M7, M8).

(11) One of ordinary skill in the art would appreciate that in the field of electronics, active components (e.g., transistors, CMOSs, rectifiers, amplifier, etc.) are parts (e.g., components) of a circuit that rely on an external power source to control or modify electrical signals. On the other hand, passive components (e.g., resistors, capacitors, transformers, diodes, etc.) are parts of a circuit that do not need an external power source to function.

(12) As further shown in FIG. 1, the COS (100) includes an input (Vin) between the drains of CMOSs M1 and M3 while the drains of CMOSs M2 and M4 are connected to ground. The positive supply voltage (VDD) is supplied to the sources of CMOSs M5 and M6 while the negative supply voltage (VSS) is supplied to the sources of CMOSs M7 and M8. This configuration of the COS (100) generates two output current signals (herein referred to as “output current”) (I.sub.1 and I.sub.2) when the input (Vin) is supplied with a voltage. The two output current signals (I.sub.1, I.sub.2) are differential signals where I.sub.1=−I.sub.2. In other words, independently, the COS (100) functions as a voltage-to-current convertor when the input (Vin) is supplied with a voltage.

(13) In one or more embodiments, a biasing current (I.sub.B) is generated between the drains of CMOSs M6 and M8 to cause the transistors to work within a pinch off region of the transistors. The COS (100) also has a high gain value (e.g., a gain of approximately 60 μA/V for a biasing current of 10 μA) when converting the input voltage supplied at the input (V.sub.in) into the output currents (I.sub.1, I.sub.2). Additionally, the supply voltages (VDD and VSS) of the COS may be set within a range of ±0.5V to ±1.5V.

(14) In one or more embodiments, a single COS (100) may be implemented using a CD4007UB CMOS dual complementary pair plus inverter integrated circuit (IC) chip. Each CD4007UB IC chip includes three (3) n-channel CMOSs and three (3) p-channel CMOSs. Additionally, any standard CMOSs and/or ICs housing standard CMOSs may be used to implement one COS (100).

(15) FIG. 2 shows the current-based Schmitt Trigger (200) of one or more embodiments. As shown in FIG. 2, the current-based Schmitt Trigger (200) includes three (3) of the COS (100) shown in FIG. 1. Each of these COSs (201A, 201B, 201C) are connected to the same supply voltages (VDD and VSS). Each of these COSs (201A, 201B, 201C) also includes a respective biasing current (I.sub.B1, I.sub.B2, I.sub.B3). Although the current-based Schmitt Trigger (200) in FIG. 2 is shown with three COSs (100), one of ordinary skill in the art would appreciate that more than three COSs (100) can be utilized to achieve the current-based Schmitt Trigger (200). Each of these COSs (201A, 201B, 201C) will now be discussed in more detail below.

(16) In one or more embodiments, firstly, the COS (201A) will now be referred to as an input stage COS (201A). The input stage COS (201A) includes CMOSs M1-M8 and is configured as a high gain current-to-voltage convertor. That is, an input current signal is fed into input (I.sub.i) to generate a large voltage signal (e.g., a gain of 3V/μA) between the drains of CMOSs M2 and M4 (i.e., to generate a high voltage signal at an output of the input stage COS (201A)).

(17) In one or more embodiments, secondly, the COS (201B) will now be referred to as a hysteresis control COS (201B). The hysteresis control COS (201B) includes the CMOSs M9-M16 and is configured as a voltage-to-current convertor. The hysteresis control COS (201B) converts the voltage signal output from the input stage COS (201A) into balanced output signals (I.sub.on and I.sub.op) where I.sub.op=−I.sub.on. In other words, I.sub.op is a non-inverting output current while I.sub.on is a complementary inverting output current.

(18) A positive closed-loop feedback for the current-based Schmitt Trigger (200) is configured by shorting the non-inverting output (I.sub.op) of the hysteresis control COS (201B) with the input (I.sub.i) of the input stage COS (201A). This positive closed-loop feedback results in a feedback current (I.sub.f) that flows in the direction of the input (I.sub.i) of the input stage COS (201A). This positive closed-loop feedback also realizes (i.e., activates or forms) current-based Schmitt Trigger (200) circuit.

(19) In one or more embodiments, thirdly, the COS (201C) will now be referred to as an output amplitude control COS (201C). The output amplitude control COS (201C) includes the CMOSs M17-M24 and, similar to the hysteresis control COS (201B), is configured as a voltage-to-current convertor. In particular, the output amplitude control COS (201C) converts the voltage signal output from the input stage COS (201A) into balanced output signals (I.sub.outn and I.sub.outp) where I.sub.outp=−I.sub.outn. As seen in FIG. 2, to ensure that the output signals (I.sub.outn and I.sub.outp) are fully balanced (i.e., fully identical), a digital inverter is connected between the gates of CMOSs M17 and M19 of the output amplitude control COS (201C). In one or more embodiments, the digital inverter may be a CMOS invertor consisting of a p-channel CMOS connected to a n-channel CMOS. In particular, the gates of the two CMOSs are connected and provided with an input voltage or current while the drains of the two CMOSs are connected and provide an output of the CMOS invertor. Finally, the source of the p-channel CMOS is connected to the positive supple voltage (VDD) while the source of the n-channel CMOS is connected to ground.

(20) As further shown in FIG. 2, there is no feedback between the output amplitude control COS (201C) and the input stage COS (201A). Without such a feedback, the output amplitude control COS (201C) possess a large open-loop gain (e.g., an open-loop gain of 200A/A) as a result of the gains of the input stage COS (201A) and hysteresis control COS (201B). As a result, the output amplitude control COS (201C) becomes a current-mode comparator able to generate the balanced output signals (I.sub.outn and I.sub.outp).

(21) In one or more embodiments, a current from the drains of CMOSs M9 and M11 of the hysteresis control COS (201B) saturates at a negative DC biasing current of the hysteresis control COS (201B). This DC biasing current of the hysteresis control COS (201B) will now be referred to as a second biasing current (I.sub.B2) of the current-mode Schmitt Trigger (200). In this configuration I.sub.on=−I.sub.B2 to result in a positive input current (I.sub.X) at the input stage COS (201A). Conversely, a current from drains of CMOSs M10 and M12 of the hysteresis control COS (201B) saturates at a positive DC current of the hysteresis control COS (201B) (i.e., I.sub.op=I.sub.B2).

(22) Similarly, a current from drains of CMOSs M17 and M19 of the output amplitude control COS (201C) saturates at a negative DC biasing current of the output amplitude control COS (201C). This DC biasing current of the output amplitude control COS (201C) will now be referred to as a third biasing current (I.sub.B3) of the current-mode Schmitt Trigger (200). In this configuration I.sub.outn=−I.sub.B3. Conversely, a current from drains of CMOSs M18 and M20 of the output amplitude control COS (201C) saturates at a positive DC current of the output amplitude control COS (201C) (i.e., I.sub.outp=I.sub.B3).

(23) Finally, the input stage COS (201A) also includes a DC biasing current, which will now be referred to a first biasing current (I.sub.B) of the current-mode Schmitt Trigger (200). In one or more embodiments, changing the first biasing current (I.sub.B) of the current-mode Schmitt Trigger (200) is not required to generate a large hysteresis (e.g., 100 μA) in the current-mode Schmitt Trigger (200).

(24) An operation of the current-mode Schmitt Trigger (200) as a whole will now be discussed. In one or more embodiments, assuming that the current-mode Schmitt Trigger (200) starts at a high state of I.sub.on=I.sub.B2 (i.e., I.sub.op=−I.sub.B2 and I.sub.X<0), a value of I.sub.outn will remain at I.sub.B3 until I.sub.X becomes positive (i.e., I.sub.X becomes greater than I.sub.B2). As I.sub.X becomes positive, the value of I.sub.outn will become −I.sub.B3, which would result in I.sub.outp=I.sub.B3. Conversely, assuming that the current-mode Schmitt Trigger (200) starts at a low state of I.sub.on=−I.sub.B2 (i.e., I.sub.op=I.sub.B2 and I.sub.X>0), the value of I.sub.outn will remain at −I.sub.B3 until I.sub.X becomes negative (i.e., I.sub.X becomes less than I.sub.B2). As I.sub.X becomes negative, the value of I.sub.outn will become I.sub.B3, which would result in I.sub.outp=−I.sub.B3. The above operation results in the transfer characteristics of the Schmitt Trigger (200) shown in FIG. 3 showing a graph of the output current (I.sub.o, also I.sub.on) versus the input current (I.sub.i).

(25) As a result of the above operation, a hysteresis of the current-mode Schmitt Trigger (200) can be changed using only I.sub.B2 while the balanced output signals (I.sub.outn and I.sub.outp) of the output amplitude control COS (201C) can be independently controlled using only I.sub.B3. During the above operation, I.sub.B1 remains unchanged.

(26) FIGS. 4A and 4B show implementation examples in accordance with one or more embodiments. In particular, in FIG. 4A, the current-mode Schmitt Trigger (100) is simulated using a 90 nm CMOST simulation process. During the simulation: a supply voltage of ±0.5V is set for V.sub.DD and V.sub.SS; a sinusoidal signal (i.e., a sine wave) of 1 MHz is provided as the input signal (I.sub.i) (401); the second biasing current (I.sub.B2) (403) is set to 10 μA; and the third biasing current (I.sub.B3) is set to 5 μA. In FIG. 4B, the third biasing current (I.sub.B3) was adjusted to 15 μA.

(27) As shown in FIGS. 4A and 4B, the current-mode Schmitt Trigger (200) switches the outputs I.sub.outp (405) and I.sub.outn (407) at the second biasing current (I.sub.B2) (403) while the amplitudes of the outputs I.sub.outp (405) and I.sub.outn (407) are independently adjusted based on the value of the second biasing current (I.sub.B2) (403). In particular, the amplitudes of the outputs I.sub.outp (405) and I.sub.outn (407) in FIG. 4A match the 5 μA set for the third biasing current (I.sub.B3) while the amplitudes of the outputs I.sub.outp and I.sub.outn in FIG. 4B match the 15 μA set for the third biasing current (I.sub.B3).

(28) FIGS. 5A and 5B show another implementation example in accordance with one or more embodiments. In particular, in FIGS. 5A and 5B, the current-mode Schmitt Trigger (100) is implemented with supply voltages of ±3V and biasing currents I.sub.B=I.sub.B2=I.sub.B3=15 μA. The input voltages in FIGS. 5A and 5B are converted to input currents where the amplitude of both the sinusoidal input signal (501A) in FIG. 5A and the triangular input signal (501B) in FIG. 5B is 50 μA. Both input signals (501A, 501B) have a frequency of 1 kHz. The output signals (503) are measured as voltages by multiplying the output current by a value of a load resistor. Converting the output voltages to current values yield expected output currents of ±15 μA (i.e., 30 μA peak-to-peak).

(29) Embodiments of the present disclosure may provide at least one of the following advantages: the transfer characteristics (e.g., output amplitude and hysteresis) are independent of the supply voltage and transistor parameters; the current-mode Schmitt-Trigger (200) does not require any passive components (e.g., resistors); the current-mode Schmitt-Trigger (200) is able to produce two sets of differential output signals; the current-mode Schmitt-Trigger (200) is a pure current-mode circuit that makes it suitable for low voltage operation; the current-mode Schmitt-Trigger (200) does not require any buffers to derive loads; etc.

(30) As one example, the current-based Schmitt Trigger (200) may be configured as a square wave generator used in Analog Digitizer Units (ADUs) for geophone systems that measure seismic data measurement in the oil and gas industry. In particular, the square wave output of the square wave generator may be used as clocks in the ADUs. Additionally, ADUs in geophone systems are known for their high power consumption, and low power ADUs are being designed to overcome the high power consumption requirement of these ADUs. The low voltage low power advantage of the square wave generator comprising the current-based Schmitt Trigger (200) of one or more embodiments enables the square wave generator to have good compatibility with new low power ADUs.

(31) Furthermore, the current-based Schmitt Trigger (200) may be used in other types of signal conditioning circuits to control an operation of different blocks in the ADUs. This allows the geophone system (or part of the geophone system) to be operated in a pulsated manner rather than in a continuous mode, which advantageously reduces a power consumption of the geophone system.

(32) While the disclosure has been described with respect to a limited number of embodiments, those skilled in the art, having benefit of this disclosure, will appreciate that other embodiments can be devised which do not depart from the scope of the disclosure as disclosed herein. Accordingly, the scope of the disclosure should be limited only by the attached claims.

(33) Furthermore, although the preceding description has been described herein with reference to particular means, materials and embodiments, it is not intended to be limited to the particulars disclosed herein; rather, it extends to all functionally equivalent structures, methods and uses, such as are within the scope of the appended claims. In the claims, means-plus-function clauses are intended to cover the structures described herein as performing the recited function and not only structural equivalents, but also equivalent structures. Thus, although a nail and a screw may not be structural equivalents in that a nail employs a cylindrical surface to secure wooden parts together, whereas a screw employs a helical surface, in the environment of fastening wooden parts, a nail and a screw may be equivalent structures. It is the express intention of the applicant not to invoke 35 U.S.C. § 112(f) for any limitations of any of the claims herein, except for those in which the claim expressly uses the words ‘means for’ together with an associated function.