PHASE CORRECTING DEVICE, DISTANCE MEASURING DEVICE, PHASE FLUCTUATION DETECTING DEVICE AND PHASE CORRECTION METHOD
20220166437 · 2022-05-26
Inventors
Cpc classification
G01S13/88
PHYSICS
G01S7/2923
PHYSICS
H03L7/146
ELECTRICITY
International classification
G01S13/34
PHYSICS
Abstract
A phase correcting device includes a local oscillator that includes an all digital phase-locked loop configured to output a local oscillation signal, a first phase detector configured to detect a phase of the local oscillation signal to output the phase of the local oscillation signal, a reference phase device configured to generate a quasi-reference phase corresponding to a reference phase of the local oscillation signal to output the quasi-reference phase, based on a reference clock, a second phase detector configured to detect a fluctuation amount of a phase of the local oscillator, based on the phase detected by the first phase detector and the quasi-reference phase, and a correction circuit configured to correct the phase of the inputted signal by using a detection result of the second phase detector.
Claims
1. A phase correcting device, comprising: a local oscillator that includes an all digital phase-locked loop configured to generate a local oscillation signal based on a reference clock, and is configured to give the local oscillation signal to a device configured to detect a phase of an inputted signal; a first phase detector included in the all digital phase-locked loop, and configured to detect a phase of the local oscillation signal to output the phase of the local oscillation signal; a reference phase device configured to generate a quasi-reference phase corresponding to a reference phase of the local oscillation signal at a time of an initial setting of the local oscillator to output the quasi-reference phase, based on the reference clock; a second phase detector configured to detect a fluctuation amount of a phase of the local oscillator, based on the phase detected by the first phase detector and the quasi-reference phase; and a correction circuit configured to correct the phase of the inputted signal by using a detection result of the second phase detector.
Description
BRIEF DESCRIPTION OF THE DRAWINGS
[0010]
[0011]
[0012]
[0013]
[0014]
[0015]
[0016]
[0017]
[0018]
[0019]
[0020]
[0021]
[0022]
[0023]
[0024]
[0025]
DETAILED DESCRIPTION
[0026] A phase correcting device of an embodiment includes a local oscillator that includes an all digital phase-locked loop configured to generate a local oscillation signal based on a reference clock, and is configured to give the local oscillation signal to a device configured to detect a phase of an inputted signal, a first phase detector included in the all digital phase-locked loop, and configured to detect a phase of the local oscillation signal to output the phase of the local oscillation signal, a reference phase device configured to generate a quasi-reference phase corresponding to a reference phase of the local oscillation signal at a time of an initial setting of the local oscillator to output the quasi-reference phase, based on the reference clock, a second phase detector configured to detect a fluctuation amount of a phase of the local oscillator, based on the phase detected by the first phase detector and the quasi-reference phase, and a correction circuit configured to correct the phase of the inputted signal by using a detection result of the second phase detector.
[0027] Hereinafter, the embodiment of the present invention will be described with reference to the drawings.
Embodiment
[0028]
[0029] In the present embodiment, an example in which the phase fluctuation detecting device and the phase correcting device are applied to the distance measuring device is explained, but it is also possible to apply the phase fluctuation detecting device and the phase correcting device to various devices that detect phases of inputted signals other than the distance measuring device. For example, application to a positioning device is also possible.
[0030]
[0031] First, with reference to
[0032] A distance measuring system 100A includes a device 1A and a device 2A. At least one of the device 1A and the device 2A is movable. In the distance measuring system 100A, a distance between the device 1A and the device 2A is calculated based on carrier phase detection. A case where one of the device 1A and the device 2A calculates the distance based on phase information acquired by the device 1A and the device 2A will be considered.
[0033] The device 1A transmits a first distance measurement signal (single wave signal), and the device 2A transmits a second distance measurement signal (single wave signal). The first and the second distance measurement signals reach the device 2A and the device 1A respectively via a propagation path PDLY between the device 1A and the device 2A. The device 1A and the device 2A each include a wireless circuit using a DCO direct modulation method of low power consumption for a transmission unit, and using an SH method of low power consumption for a reception unit.
[0034]
[0035] Hereinafter, in order to clarify a problem, the device 1A and the device 2A are assumed to set transmission frequencies first of all. In other words, in an initial setting, for example, the transmission frequencies of the devices 1A and 2A are respectively set at frequencies obtained by multiplying the oscillation frequencies of OSC1 and OSC2 by a predetermined multiple k.sub.L.
[0036] An output signal (oscillation signal) S1 (=lo.sub.x1) of OSC1 of the device 1A can be expressed by equation (1) as follows with a frequency of an oscillation signal of OSC1 set as f.sub.x1 and an initial phase set as θ.sub.x1.
[0037] The oscillation frequency of OSC1 is multiplied by k.sub.L by mpl1A. A phase ϕ.sub.tx1 of an output signal S2 of mpl1A is expressed as
Here, θ.sub.Lx1 is an initial phase of the output signal S2 of mpl1A. An output of mpl1A is generally generated by a digitally controlled oscillator (DCO) technique and a digital frequency/phase synchronization technique. Note that in mpl1A using a TDC (time to digital converter) for a phase synchronizing unit, θ.sub.Lx1=k.sub.Lθ.sub.x1 is not generally established. Therefore, in equation (2) described above, an initial phase of the output S2 of mpl1A is defined as θ.sub.Lx1.
[0038] For the device 2A, a similar transmission frequency setting is also performed. An output signal S4 (=lo.sub.x2) of OSC2 of the device 2A can be expressed by equation (3) as follows with a frequency of an oscillation signal of OSC2 set as f.sub.x2, and an initial phase set as θ.sub.x2.
[0039] In mpl2A, the oscillation frequency of OSC2 is multiplied by k.sub.L. A phase ϕ.sub.tx2 of an output signal S5 of mpl2A is expressed as
Here, θ.sub.Lx2 is an initial phase of the output of mpl2A. For the output of mpl2A, θ.sub.Lx2=k.sub.Lθ.sub.x2 is not generally established, either, as in the output of mpl1A. Therefore, in equation (4) described above, the initial phase of the output of mpl2A is defined as θ.sub.Lx2.
[0040] Patent Literature 1 discloses that in the case of a system of TDD (time division duplex) that does not simultaneously carry out transmission and reception, correct distance measurement can be performed by performing exchange of single wave signals between the device 1A and the device 2A. Note that the devices in Patent Literature 1 differ from the devices in
[0041]
[0042] The device 1A and the device 2A perform transmission after the frequencies of the transmission signals are respectively set at k.sub.Lf.sub.x1 and the frequency of k.sub.Lf.sub.x2 (hereinafter, these frequencies are also referred to as low frequencies) in the initial setting. When only transmission of the devices 1A and 2A is considered, a single wave signal of the frequency k.sub.Lf.sub.x1 is transmitted from the device 1A to the device 2A first, and the device 2A receives the single wave signal of the frequency k.sub.Lf.sub.x1 from the device 1A.
[0043] Next, after it takes a predetermined time period for the device 2A to be set to transmit the single wave signal of the frequency k.sub.Lf.sub.x2 to the device 1A, transmission of the single wave signal is performed twice at the time t.sub.2. Furthermore, a single wave signal of the frequency k.sub.Lf.sub.x1 is transmitted from the device 1A to the device 2A again, and the device 2A receives the single wave signal of the frequency k.sub.Lf.sub.x1 from the device 1A. The device 1 takes a predetermined time period for the transmission, and performs transmission at the time t.sub.3. The signal exchanges end at a time t.sub.4.
[0044]
[0045] A dashed straight line (2) in
[0046] However, in the distance measuring device in
[0047]
[0048] In the heterodyne method, a reception signal is converted into an IF frequency. In an example of
Here, θ.sub.Bx2 is an initial phase of the LO signal for IFMIX2 from div 2, and the frequency −mf.sub.x2 is an IF frequency.
[0049] In order to receive a signal from the device 1A in the device 2A, the phase ϕ.sub.tx2 of the output signal S5 of mpl2A is set at what is shown by equation (6) as follows that is obtained by transforming equation (4) described above.
Here, θ.sub.Lmx2(1) is an initial phase of the output signal S5 of mpl2A between the time t.sub.1 and the time t.sub.2. Note that it is not necessary to change the frequency of mpl1A in the device 1A, and therefore the phase ϕ.sub.tx1 of the output signal S2 of mpl1A remains as in equation (2).
[0050]
[0051] In the device 1A that adopts a heterodyne method, RFMIX1 needs to convert a reception signal into an IF frequency of approximately −mf.sub.x1. For this reason, in the device 1A that receives a single wave signal of the frequency k.sub.Lf.sub.x2 from the device 2A, the frequency of the local signal (LO signal) S2 from mpl1A which is given to RFMIX1 is set at (k.sub.L+m) f.sub.x1 instead of k.sub.Lf.sub.x1. The reception signal that is converted into the IF frequency has frequency converted by the IF frequency converter (IFMIX1), and an output signal S12 is obtained. An output signal S1 of OSC1 is frequency-divided to a signal S3 having a frequency obtained by multiplying an output signal S1 of OSC1 by −m by div1, and the signal S3 is used as an LO signal for IFMIX1. A phase ϕ.sub.b1 of the signal S3 is expressed by equation (7) as follows.
Here, θ.sub.Bx1 is an initial phase of the LO signal for IFMIX1 from div1, and the frequency −mf.sub.x1 is an IF frequency.
[0052] In order to receive a signal from the device 2A, in the device 1A, the phase ϕ.sub.tx1 of the output signal S2 of mpl1A is set at what is shown by equation (8) as follows that is obtained by transforming equation (2) described above.
Here, θ.sub.Lmx1(1) is an initial phase of the output signal S2 of mpl1A between the time t.sub.2 and the time t.sub.3.
[0053] The device 2A returns the setting of the transmission frequency from (k.sub.L+m) f.sub.x2 to k.sub.Lf.sub.x2 in a period between the time t.sub.2 and the time t.sub.3. At this time, the phase ϕ.sub.tx2 of the output signal S5 of mpl2A is expressed by equation (9) as follows. Note that θ.sub.Lx2(2) is an initial phase of the signal S5 in this case.
[0054] Settings of the device 1A and the device 2A are same as the settings in
[0055] The phase ϕ.sub.tx2 of the output signal S5 of mpl2A of the device 2A is given by equation (10) as follows obtained by transforming equation (9) described above.
Here, θ.sub.Lmx2(2) is the initial phase of the output signal S5 of mpl2A between the time t.sub.3 and the time t.sub.4.
[0056] The device 1A returns the transmission frequency from (k.sub.L+m) f.sub.x1 to k.sub.Lf.sub.x1. At this time, the phase ϕ.sub.tx1 of the output signal S2 of mpl1A is set at what is shown by equation (11) as follows.
Here, θ.sub.Lx1(2) is the initial phase of the output signal S2 of mpl1A between the time t.sub.3 and the time t.sub.4.
[0057] In this way, between the time t.sub.1 and the time t.sub.4, the phase ϕ.sub.tx1 of the signal S2 of mpl1A changes as shown by a thick line characteristic C1 in
[0058] From a time D+t.sub.1 to a time D+t.sub.4 in
[0059] Next, referring to
Here, τ.sub.R is a delay time of a propagation path length R. The signal S7 is frequency-converted by using the signal S5 (LO signal). From equation (12) and equation (6), a phase ϕ.sub.ifx2(T12) (t) of an output signal S8 of RFMIX2 is expressed by equation (13) as follows.
Note that equation (13) shows a phase result of extracting only a desired signal. The signal is frequency-converted by using the signal S6. Accordingly, from equation (13) and equation (5), the phase ϕ.sub.BB2L(T12) (t) of the signal S9 detected in the device 2A is what is expressed by equation (14) as follows.
Note that equation (14) shows a result of performing desired quadrature demodulation.
[0060] Similarly, with reference to
from equation (11). The signal S7 is frequency-converted by the signal S5 (LO signal). From equation (15) and equation (10), a phase ϕ.sub.ifx2(T34) (t) of an output signal S8 of RFMIX2 is expressed by equation (16) as follows.
[0061] Note that equation (16) shows a phase result of extracting only a desired signal. The signal is frequency-converted by using the signal S6. From equation (16) and equation (5), a phase ϕ.sub.BB2L(T34) (t) of the signal S9 detected in the device 2A is
Note that equation (17) describes a result of performing desired quadrature demodulation.
[0062] Next, with reference to
[0063] The signal S10 is frequency-converted by using the signal S2 (LO signal) in RFMIX1. From equation (18) and equation (8), a phase ϕ.sub.ifx1(T23) (t) of an output signal S11 of RFMIX1 is expressed by equation (19) as follows.
[0064] Note that equation (19) shows a phase result of extracting only a desired signal. The signal S11 is frequency-converted by using the signal S3. As a result, a phase ϕ.sub.BB2L(T23) (t) of the signal S9 detected in the device 2A is expressed by equation (20) as follows from equation (19) and equation (7).
Note that equation (20) describes a result that a desired quadrature modulation is performed.
[0065] Patent Literature 1 shows that a distance can be obtained by addition of the phases of the reception signals obtained by the distance measurement sequence. In the example of
[0066] When an interval between the time t.sub.2 and the time t.sub.1 and an interval to between the time t.sub.4 and the time t.sub.3 are defined as
and a time interval from a time at which a first distance measurement signal is transmitted from the device 1A to a time at which a second distance measurement signal is transmitted from the device 2A is set as T, the four-phase addition result of equation (21) is as shown in equation (23) as follows.
[0067] Equation (14), equation (17) and equation (20) described above are substituted into equation (23) described above, and thereby equations (24) and (25) as follows are obtained.
[0068] When a delay τ.sub.R is obtained from equation (24) described above, the delay τ.sub.R corresponding to a distance between devices is what is shown by equation (26) as follows.
[0069] A third term of equation (26) described above is the addition result of the four phases, and is obtained by measurement. However, the other terms are difficult to detect. Accordingly, correct distance measurement cannot be performed with four alternations of single wave signals of a low frequency.
[0070] In the distance measurement sequence in
[0071] Between a time D+t.sub.1 and a time D+t.sub.2, the device 2A receives a single wave signal of a frequency k.sub.Hf.sub.x1 from the device 1A. A phase ϕ.sub.BB2H(T12) (t) of a signal S7 received by the device 2A is expressed by equation (27) as follows.
Note that θ.sub.Hx1 is an initial phase of the signal S2 of the frequency k.sub.Hf.sub.x1 of the device 1A, and θ.sub.Hmx2(1) is an initial phase of the signal S5 of a frequency (k.sub.H+m)f.sub.x2 of the device 2A.
[0072] Between a time D+t.sub.2 and a time D+t.sub.3, the device 1A receives a single wave signal of a frequency k.sub.Hf.sub.x2 from the device 2A. A phase ϕ.sub.BB2H(T23) (t) of the signal S10 received by the device 1A is expressed by equation (28) as follows.
Note that θ.sub.Hx2(2) is an initial phase of the signal S5 of the frequency k.sub.Hf.sub.x2 of the device 2A, and θ.sub.Hmx1(1) is an initial phase of the signal S2 of the frequency (k.sub.H+m)f.sub.x1 of the device 1A.
[0073] Between a time D+t.sub.3 and a time D+t.sub.4, the device 2A receives a single wave signal of a frequency k.sub.Hf.sub.x1 from the device 1A. A phase ϕ.sub.BB2H(T34) (t) of the signal S7 received by the device 2A is expressed by equation (29) as follows.
Note that an initial phase θ.sub.Hx1(2) is an initial phase of the signal S2 of the frequency k.sub.Hf.sub.x1 of the device 1A, and θ.sub.Hmx2(2) is the initial phase of the signal S5 of the frequency (k.sub.H+m)f.sub.x2 of the device 2A.
[0074] In the example of
[0075] When equation (22) and the information on the time T are added to equation (30) described above, equation (31) as follows is obtained.
[0076] When equation (31) is transformed by using equation (27), equation (28), and equation (29), equation (32) and equation (33) as follows are obtained.
[0077] When the delay τ.sub.R corresponding to the distance between the devices is made a subject of equation (33), equation (34) as follows is obtained.
[0078] A third term of equation (34) is the addition result of the four phases, and can be detected by measurement. However, the other terms are difficult to detect. Accordingly, correct distance measurement cannot be performed with transmission and reception of four alternations by single wave signals of a high frequency.
[0079] Next, distance measurement using two waves of a low frequency and a high frequency is considered. In other words, the delay τ.sub.R is obtained by performing subtraction of equation (23) and equation (31) described above. Equation (35) as follows is obtained by subtraction of equation (23) and equation (31).
[0080] From equation (35), the delay τ.sub.R is obtained by equation (36) as follows.
[0081] A second term of equation (36) is a value that is obtained by an operation of the phases of the received single wave signals, that is, a measurement value. However, a first term in equation (36) shows addition and subtraction of the initial phases of the signals S2 and S5 of the devices 1A and 2A that are expressed by equation (25) and equation (33). The initial phases of the signals S2 and S5 are as shown in
[0082] Note that the above described explanation shows the problem that the distance measurement cannot be accurately performed due to the fluctuations of the initial phases of the output signals of mpl1A and mpl2A that are local oscillators in the distance measuring devices. However, it is conceivable that not only the distance measuring device but also various devices that detect the phases of signals by using local oscillators may not be able to achieve desired functions due to fluctuation in the initial phases of the output signals. The present embodiment is applicable to the various devices that detect the phases of signals by using the local oscillators like this.
(Correction Method of Initial Phase that Fluctuates)
[0083] In the present embodiment, it is made possible to achieve a same function as in a case where an initial phase is not changed, in a device using local oscillators, by adopting a reference phase device for obtaining a phase (hereinafter, referred to as a reference phase) that changes according to a frequency at an initial setting time from an initial phase at a time of occurrence of a frequency of initial setting, that is, an initial phase before performing resetting of the frequency, obtaining a fluctuation amount of the phase by an initial phase change and a frequency change by obtaining a difference between the reference phase and the phase after resetting of the frequency, and correcting the phase according to the obtained fluctuation amount.
(Distance Measuring Device)
[0084] In
[0085] In
[0086] In other words, a main point where the devices 1 and 2 respectively differ from the devices 1A and 2A in
[0087] An LO signal similar to the LO signal of mpl1A or mpl2A can be generated by each of mpl1 and mpl2. Accordingly, in the present embodiment, the distance measurement sequence illustrated in
[0088] First, with reference to a graph in
[0089] As described above, the devices 1 and 2 perform initial settings of transmission frequencies by the time t.sub.1 in
[0090] Phase differences Δθ.sub.LTT1 and Δθ.sub.LTR1 are phase differences concerning the device 1. The phase difference Δθ.sub.LTT1 is a difference between the initial phase θ.sub.Lx1(2) from the time t.sub.3 to the time t.sub.4 and the initial phase θ.sub.Lx1 before the time t.sub.2 in the signal S2. The phase difference Δθ.sub.LTR1 is a difference between the initial phase θ.sub.Lmx1(1) from the time t.sub.2 to the time t.sub.3 and the initial phase θ.sub.Lx1 before the time t.sub.2. Relationships among these variables can be respectively expressed by equation (37) and equation (38).
[0091] Further, phase differences Δθ.sub.LTT2, Δθ.sub.LRR2, and Δθ.sub.LTR2 are phase differences concerning the device 2. The phase difference Δθ.sub.LTT2 is a difference between the initial phase θ.sub.Lx2(2) from the time t.sub.2 to the time t.sub.3 and the initial phase θ.sub.Lx2 before the time t.sub.1 in the signal S5. The phase difference Δθ.sub.LRR2 is a difference between the initial phase θ.sub.Lmx2(2) from the time t.sub.3 to the time t.sub.4 and the initial phase θ.sub.Lmx2(1) from the time t.sub.1 to the time t.sub.2 in the signal S5. The phase difference Δθ.sub.LTR2 is a difference between the initial phase θ.sub.Lmx2(1) from the time t.sub.1 to the time t.sub.2 and the initial phase θ.sub.Lx2 before the time t.sub.1 in the signal S5. Relationships among these variables can be respectively expressed by equation (39) to equation (41) as follows.
[0092] As will be described later, of the phase differences, Δθ.sub.LTT1, Δθ.sub.LTT2, and Δθ.sub.LRR2 can be directly measured by mpl1 and mpl2. On the other hand, Δθ.sub.LTR1 in equation (38) and Δθ.sub.LTR2 in equation (40) cannot be directly measured. Therefore, in the present embodiment, mpl1 and mpl2 obtain Δθ.sub.LTR1 and Δθ.sub.LTR2 by measuring the phase differences relating to Δθ.sub.LTR1 and Δθ.sub.LTR2 as will be described later.
[0093] Here, in order to show a concept of an initial phase measurement method, Δθ.sub.LTR1 and Δθ.sub.LTR2 will be described as measurable.
[0094] When equation (37) to equation (41) described above are substituted into θ.sub.LSUM in equation (25) described above, θ.sub.LSUM in equation (36) described above is given by equation (42) as follows.
[0095] Next, θ.sub.HSUM in the high frequency shown in equation (33) is obtained.
[0096] A graph in
[0097] The initial phase of the signal S2 from mpl1 of the device 1 changes to an initial phase θ.sub.Hx1 before a time t.sub.2, an initial phase θ.sub.Hmx1(1) from the time t.sub.2 to a time t.sub.3, and an initial phase θ.sub.Hx1(2) from the time t.sub.3 to a time t.sub.4. The initial phase of the signal S5 from mpl2 of the device 2 changes to an initial phase θ.sub.Hx2 before a time t.sub.1, an initial phase θ.sub.Hmx2(1) from the time t.sub.1 to the time t.sub.2, an initial phase θ.sub.Hx2(2) from the time t.sub.2 to the time t.sub.3, and an initial phase θ.sub.Hmx2(2) from the time t.sub.3 to the time t.sub.4.
[0098] Phase differences Δθ.sub.HTT1 and Δθ.sub.HTR1 are phase differences concerning the device 1. The phase difference Δθ.sub.HTT1 is a difference between the initial phase θ.sub.Hx1(2) from the time t.sub.3 to the time t.sub.4 and the initial phase θ.sub.Hx1 before the time t.sub.2 in the signal S2. The phase difference Δθ.sub.HTR1 is a difference between the initial phase θ.sub.Hmx1(1) from the time t.sub.2 to the time t.sub.3 and the initial phase θ.sub.Hx1 before the time t.sub.2 in the signal S2. Relationships among these variables can be respectively expressed by equation (43) and equation (44) as follows.
[0099] Likewise, phase differences Δθ.sub.HTT2, Δθ.sub.HRR2, and Δθ.sub.HTR2 are phase differences concerning the device 2. The phase difference Δθ.sub.HTT2 is a difference between the initial phase θ.sub.Hx2(2) from the time t.sub.2 to the time t.sub.3 and the initial phase θ.sub.Hx2 before the time t.sub.1 in the signal S5. The phase difference Δθ.sub.HRR2 is a difference between the initial phase θ.sub.Hmx2(2) from the time t.sub.3 to the time t.sub.4 and the initial phase θ.sub.Hmx2(1) from the time t.sub.1 to the time t.sub.2 in the signal S5. The phase difference Δθ.sub.HTR2 is a difference between the initial phase θ.sub.Hmx2(1) from the time t.sub.1 to the time t.sub.2 and the initial phase θ.sub.Hx2 before the time t.sub.1 in the signal S5. Relationships among these variables can be respectively expressed by equation (45) to equation (47) as follows.
[0100] As in the case of the low frequency, of the above phase differences, Δθ.sub.HTT1, Δθ.sub.HTT2, and Δθ.sub.HRR2 can be directly measured by mpl1 and mpl2. On the other hand, Δθ.sub.HTR1 in equation (44) and Δθ.sub.HTR2 in equation (46) cannot be directly measured. Therefore, in the present embodiment, mpl1 and mpl2 obtain Δθ.sub.HTR1 and Δθ.sub.HTR2 by measuring the phase differences relating to Δθ.sub.HTR1 and Δθ.sub.HTR2 as will be described later.
[0101] Here, in order to show a concept of an initial phase measurement method, Δθ.sub.HTR1 and Δθ.sub.HTR2 will be described as measurable.
[0102] When equation (43) to equation (47) described above are substituted into θ.sub.HSUM in equation (25) described above, θ.sub.HSUM in equation (36) described above is given by equation (48) as follows.
[0103] As above, it is possible to obtain the first term in equation (36) described above by equation (42) and equation (48) described above.
[0104] In thick line characteristics C1 to C4 in
[0105] In the present embodiment, the three kinds of phase differences or information for obtaining the three kinds of phase differences are obtained by mpl1 and mpl2. Information concerning the obtained phase differences is outputted to the operation devices CA1 and CA2 by mpl1 and mpl2 respectively. The operation devices CA1 and CA2 are respectively given signals S12 and S9 from IFMIX1 and IFMIX2, and detect phases of the signals S12 and S9. The operation device CA1 performs an operation of equation (36) described above to obtain the delay τ.sub.R and further obtains the distance R, by using phase information obtained from the signal S12 and information concerning the phase difference from mpl1. Note that in the device 2, the operation device CA2 can also perform an operation of equation (36) described above to obtain the delay τ.sub.R and further obtain the distance R, by using phase information obtained from the signal S9 and the information concerning the phase difference from mpl2. Note that the operation devices CA1 and CA2 can respectively perform various kinds of control concerning distance measurement in the devices 1 and 2, for example, frequency setting, timing control and the like in the distance measurement sequence.
(Specific Configuration)
[0106]
[0107] A frequency multiplier mpl20, a reference phase device mp100, and a phase detector phsdet configure mpl2. The frequency multiplier mp120 has a same function as the function of mpl2A in
[0108] The signal S5 is given to RFMIX2 as an LO signal in the reception section of the distance measurement, and is transmitted as the single wave signal in the transmission section of the distance measurement. The frequency multiplier mpl20 can also output information on a phase of the signal S5 to the phase detector phsdet.
[0109] The reference phase device mpl00 is given the frequency control data from the control device CN2. As described above, in the distance measurement sequence, a frequency of the signal S5 from the frequency multiplier mpl20 changes, and an initial phase of the signal S5 also changes at a timing of a change of the frequency. In the present embodiment, the reference phase device mpl00 is given frequency control data (hereinafter, referred to as reference frequency control data) before an oscillation frequency of the frequency multiplier mpl20 is changed. Thereby, the reference phase device mpl00 can output information on a phase that changes according to the initial phase and an initial frequency before the frequency of the signal S5 from the frequency multiplier mpl20 is changed, that is, a phase for obtaining the reference phase (hereinafter, referred to as a quasi-reference phase). The reference phase device mpl00 outputs the obtained quasi-reference phase to the phase detector phsdet.
[0110] The phase detector phsdet acquires information for obtaining the above described three kinds of phase differences based on the inputted information, and outputs the information (S15) to the operation device CA2.
[0111] The operation device CA2 is configured by a phase calculator phscalc2, a distance calculator dcalc2 and a control device CN2. The control device CN2 controls operations of the phase calculator phscalc2 and the distance calculator dcalc2 that configure a correction circuit, and controls mpl2 and div2. The control device CN2 is capable of frequency control, timing control and the like concerning distance measurement in the device 2, and can also set the aforementioned frequency control data, for example.
[0112] The phase calculator phscalc2 obtains θ.sub.LSUM and θ.sub.HSUM of equation (36) described above to output θ.sub.LSUM and θ.sub.HSUM to the distance calculator dcalc2, by using the output of the phase detector phsdet. The operation device CA2 is also given a signal S9 from IFMIX2, and the distance calculator dcalc2 obtains the delay τ.sub.R by an operation of equation (36) described above from the output of the phase calculator phscalc2 and the signal S9, and further calculates the distance R.
[0113]
[0114] A frequency multiplier mpl20 includes a circuit part of a frequency multiplier of an ordinary configuration including an ADPLL (all digital phase-locked loop) including a digitally controlled oscillator (DCO). The digitally controlled oscillator DCO generates an oscillation output of an oscillation frequency corresponding to an inputted digital value and outputs the oscillation output. As will be described later, at a time of lock of the ADPLL, the digitally controlled oscillator DCO generates an oscillation output of a frequency that is a rational multiple of a frequency of the reference clock that is generated by the reference oscillator 10. Note that the reference oscillator 10 corresponds to OSC2 in
[0115] The oscillation output of the digitally controlled oscillator DCO is supplied to a counter 11. The counter 11 counts the oscillation output of the digitally controlled oscillator DCO, and a count value of the counter 11 is outputted to a subtractor 12. The counter 11 counts a number of waves (number of pulses) of the oscillation output of the digitally controlled oscillator DCO. A count value of the counter 11 in one period of the reference clock indicates how many integer multiples of the reference clock, for example, the oscillation output of the digitally controlled oscillator DCO is.
[0116] The oscillation output of the digitally controlled oscillator DCO is also supplied to TDC13. TDC13 may be configured by a plurality of delay elements of a delay time sufficiently shorter than the period of the oscillation output. TDC13 is also given the reference clock, and TDC13 obtains a delay time (corresponding to a phase difference) between the oscillation output of the digitally controlled oscillator DCO and the reference clock, and outputs the delay time to a normalization circuit 14. The normalization circuit 14 normalizes the output of TDC13 with one period of the reference clock as 1. In other words, an output of the normalization circuit 14 indicates that how many decimal multiples of the reference clock period the output (delay time) of TDC13 is, and indicates the phase difference between the output of the digitally controlled oscillator DCO and the reference clock. The output of the normalization circuit 14 is supplied to the subtractor 12.
[0117] An integrator (Σ) 15 is given frequency control data and the reference clock. The frequency control data indicates a multiplication number of a rational number to the reference clock, which is a value of a ratio of a desired oscillation output frequency of the digitally controlled oscillator DCO and a reference clock frequency. The integrator 15 integrates the frequency control data at each reference clock, and outputs an integration result to the subtractor 12.
[0118] An output of the counter 11 is an integration result of an integer multiplication number of the frequency of the output of the digitally controlled oscillator DCO to the reference clock, and the output of the normalization circuit 14 is a decimal multiplication number of the frequency of the output of the digitally controlled oscillator DCO to the reference clock. The outputs of the counter 11 and the normalization circuit 14 each indicate a multiplication number of a rational number of the frequency of the output of the digitally controlled oscillator DCO that is oscillating to the reference clock. The outputs of the counter 11 and the normalization circuit 14 each indicate a present phase of the output of the digitally controlled oscillator DCO with the reference clock as a reference.
[0119] The subtractor 12 obtains a phase error by subtracting the outputs of the counter 11 and the normalization circuit 14 from an output of the integrator 15. The subtractor 12 gives the obtained phase error to the digitally controlled oscillator DCO via a loop filter 16 and a normalization circuit 17. Thereby, the oscillation output of the digitally controlled oscillator DCO changes in frequency so that an output of the subtractor 12 becomes zero. Note that the loop filter 16 operates at reference clock periods, and the normalization circuit 17 normalizes an output of the loop filter 16 to information suitable for frequency control of the digitally controlled oscillator DCO and gives the information to the digitally controlled oscillator DCO. In this way, at a time of lock of the ADPLL, an oscillation output of a frequency of a rational number multiple based on the frequency control data of the reference clock is obtained from the digitally controlled oscillator DCO.
[0120] As described above, the outputs of the counter 11 and the normalization circuit 14 each indicate the present phase of the output of the digitally controlled oscillator DCO with the reference clock as a reference, the output of the counter 11 indicates a present phase of an integer multiple of 2π (360 degrees), and the output of the normalization circuit 14 indicating a decimal multiplication number indicates a present phase at a time of the output of the digitally controlled oscillator DCO with the reference clock as the reference being normalized by 2π, that is, setting 2π as 1. At the time of lock, the output of the subtractor 12 becomes zero, so that the output of the integrator 15 also indicates a present phase of the output of the digitally controlled oscillator DCO with the reference clock as the reference.
[0121] The output of the integrator 15 is also outputted to a subtractor 30.
[0122] An integrator (Σ) 20 configures the reference phase device mpl00 in
[0123] In other words, the integrator 20 can output information on a phase that changes according to an initial phase and an initial frequency before the frequency of the signal S5 from the frequency multiplier mpl20 being changed, that is, a phase for obtaining a reference phase (hereinafter, referred to as a quasi-reference phase).
[0124] The phase detector phsdet in
[0125] The output phase (quasi-reference phase) of the integrator 20 is a phase that changes at a similar change rate to a change rate of the reference phase and matches in initial phase or differs only in initial phase with or from the phase (reference phase) of the output of the frequency multiplier mpl20 at the time of the initial setting, that is, the output phase of the integrator 15. Accordingly, when the frequency control data that is inputted to the integrator 15 is not changed from an initial value, the frequency control data and the reference frequency control data have same values as each other, and an output of the subtractor 30 becomes 0 or a predetermined fixed value and does not change.
[0126] For example, it is assumed that when the frequency of the reference oscillator 10 is f.sub.x2 and the frequency control data of the initial value is K.sub.a, the output phase θ (t) of the integrator 15 is expressed by θ (t)=K.sub.af.sub.x2t+θ.sub.a1. θ.sub.a1 is an initial phase in this case. In this case, the output phase θ.sub.0 (t) of the integrator 20 is expressed by θ.sub.0 (t)=K.sub.af.sub.x2t+θ.sub.0. θ.sub.0 is an initial phase in this case. In this case, the output of the subtractor 30 is θ.sub.a1−θ.sub.0, and is a fixed value.
[0127] When the frequency control data that is supplied to the integrator 15 changes to K.sub.b, the output phase θ (t) of the integrator 15 becomes θ (t)=K.sub.bf.sub.x2t+θ.sub.b. Note that θ.sub.b is an initial phase in this case, and the output of the subtractor 30 changes to K.sub.bf.sub.x2t+θ.sub.b−(K.sub.af.sub.x2t+θ.sub.0). When the frequency control data returns to K.sub.a, the output phase θ (t) of the integrator 15 becomes θ (t)=K.sub.af.sub.x2t+θ.sub.a2. Note that θ.sub.a2 is an initial phase in this case, and the output of the subtractor 30 changes to θ.sub.a2−θ.sub.0.
[0128] In this way, the output of the subtractor 30 corresponds to the change in the frequency and the initial phase, and it is possible to remove an influence by the initial phase by using the output of the subtractor 30. When applied to the distance measuring device, the output of the subtractor 30 is supplied to the hold circuits 44 and 45 that configure a part of the phase calculator phscalc2, as information S15 for acquiring the aforementioned first to third phase differences.
[0129] The output of the integrator 15 corresponds to the output phase of the digitally controlled oscillator DCO, and corresponds to the phase ϕ.sub.tx2 shown by the thick line characteristics C2 and C4 in
[0130] The timing generation circuit 40 is given the reference clock and generates predetermined timing signals ta1 and ta2 to output the timing signals ta1 and ta2 to the hold circuits 44 and 45, with the reference clock as a reference.
[0131]
[0132] The hold circuit 44 outputs a phase θ.sub.A acquired by holding an output of the subtractor 30 at timing of the timing signal ta1 to the subtractor 46. The hold circuit 45 outputs a phase θ.sub.B acquired by holding an output of the subtractor 30 at timing of the timing signal ta2 to the subtractor 46. Note that the timing generation circuit 40 sets times at which the output frequency of the frequency multiplier mpl20 is stabilized in the reception section and the transmission section as the timings ta1 and ta2.
[0133] The subtractor 46 performs subtraction of the phases θ.sub.A and θ.sub.B, and outputs a subtraction result to the MOD circuit 47. As described later, the aforementioned first to third phase differences can be obtained from the subtraction result of the subtractor 46. For example, it is obvious that Δθ.sub.LTT2 in
[0134]
[0135] When 2π is treated as 1 as in the present embodiment, the MOD circuit 47 can be a circuit that takes out only a decimal portion from an inputted signal. Alternatively, the integrator 20, the subtractor 30, the hold circuit 44, the hold circuit 45, the subtractor 46 and the like may be made the circuits that handle only decimal portions, without the MOD circuit 47 being provided, and it is obvious that a circuit scale can be reduced by doing so.
[0136] Next, an operation of the embodiment that is configured in this way will be described with reference to a graph in
[0137] It is assumed that the reference phase device mpl00 and mpl20 have the same frequency at the time of the initial setting of the transmission frequency before the time t.sub.1, and a similar initial setting to the initial setting of mpl2A described above is performed. Accordingly, the output phase ϕ.sub.2 of the integrator 15 indicating a phase ϕ.sub.tx2 of the output of mpl20 is equivalent to a right side of equation (4) described above, and is expressed by a thick line characteristic C2 in
(Calculation of First Phase Difference)
[0138] The phase ϕ.sub.2 of the output of the integrator 15 is given by equation (49) as follows that is similar to the right side of equation (4).
[0139] In the reference phase device mpl00, a frequency setting in the initial setting is same as the frequency setting in the initial setting of mpl20, but an initial phase does not have to be same as the initial phase of mpl20. When the initial phase at the time of a low frequency of the reference phase device mpl00 is θ.sub.L0x2, a quasi-reference phase ϕ.sub.0 of the output of the integrator 20 that is obtained from the output of the reference phase device mpl00 is given by equation (50) as follows.
[0140] Handling of the integer multiplication number is similar to the case of ϕ.sub.2, and the integer multiplication number is assumed to be included in equation (50). When ϕ.sub.2−ϕ.sub.0 is detected in the subtractor 30 immediately before the time t.sub.1 at which the frequency is switched,
is established, and a difference between the initial phase of the frequency multiplier mpl20 and the initial phase of the reference phase device mpl00 in the initial setting is obtained.
[0141] As described above, in the device 2, a period from the time t.sub.1 to the time t.sub.2 is the reception section, and there is the transmission section again after the time t.sub.2, so that an output frequency of the frequency multiplier mpl20 changes, and the initial phase of the output of the digitally controlled oscillator DCO also changes. The phase ϕ.sub.2 of the output of the integrator 15 from the time t.sub.2 to a time t.sub.3 is given by equation (52) as follows that is similar to a right side of equation (9) described above.
[0142] The quasi-reference phase ϕ.sub.0 of the output of the integrator 20 that is the output of the reference phase device mpl00 follows equation (50) described above, because the frequency setting is not changed in the reference phase device mpl00. Accordingly, when ϕ.sub.2−ϕ.sub.0 is detected by the subtractor 30 at a time at which the frequency is stabilized in the transmission section from the time t.sub.2 to the time t.sub.3, equation (53) as follows is obtained.
[0143] A difference between ϕ.sub.2−ϕ.sub.0 that is detected immediately before the time t.sub.1 and ϕ.sub.2−ϕ.sub.0 that is detected at the time when the frequency is stabilized in the transmission section from the time t.sub.2 to the time t.sub.3 shows a phase difference Δθ.sub.LTT2 that is a change in the initial phase due to a change in the output frequency of the frequency multiplier mpl20. In other words, equation (51) is subtracted from equation (53), whereby θ.sub.Lx2(2)−θ.sub.Lx2 is obtained, and this is Δθ.sub.LTT2.
[0144] Processing of the above will be described with a circuit operation. Now, the phases of the frequency multiplier mpl20 and the reference phase device mpl00 that are detected at a time t.sub.A immediately before the time t.sub.1 are respectively set as ϕ.sub.2 (t.sub.A), and ϕ.sub.0 (t.sub.A), and the phases of the frequency multiplier mpl20 and the reference phase device mpl00 that are detected at a time T.sub.B between the time t.sub.2 and the time t.sub.3 are respectively set as ϕ.sub.2 (t.sub.B), and ϕ.sub.0 (t.sub.B).
[0145] The timing generation circuit 40 sets the time t.sub.A immediately before the time t.sub.1 as the timing ta1, and sets the time t.sub.B between the time t.sub.2 and the time t.sub.3 as the timing ta2. Thereby, the hold circuit 45 outputs a phase θ.sub.B=ϕ.sub.2 (t.sub.B)−ϕ.sub.0 (t.sub.B), and the hold circuit 44 outputs θ.sub.A=ϕ.sub.2 (t.sub.A)−ϕ.sub.0 (t.sub.A).
[0146] In this way, the subtractor 46 obtains θ.sub.B−θ.sub.A. In other words, the output of the subtractor 46 is Δθ.sub.LTT2 that is expressed by equation (54) as follows.
[0147] In this way, Δθ.sub.LTT2 that is a change in the initial phase of the frequency multiplier mpl20, that is, the first phase difference (“the phase difference between the respective RF signals in the two transmission sections”) is outputted from the subtractor 46. For the output of the subtractor 46, a remainder of 2π is obtained by the MOD circuit 47. Thereby the MOD circuit 47 outputs Δθ.sub.LTT2 as Δθ.sub.AB.
[0148] Note that from a MOD circuit 47 of the device 1 not illustrated, Δθ.sub.LTT1 is obtained by a method similar to the above described method.
(Calculation of Second Phase Difference)
[0149] Next, with reference to
[0150] The phase ϕ.sub.tx2(t) of an LO signal from the frequency multiplier mpl20 in the reception section of the device 2 from the time t.sub.3 to the time t.sub.4 is obtained from the output of the integrator 15. The output phase ϕ.sub.2(t) of the integrator 15 in this case is expressed by equation (55) as follows that is similar to a right side of equation (10) described above.
[0151] Here, θ.sub.Lmx2(2) is an initial phase of the output signal S5 of mpl20 in a section from a time t.sub.3 to a time t.sub.4. An initial phase of the output signal S5 of mpl20 in a section from a time t.sub.1 to a time t.sub.2 is set as θ.sub.Lmx2(1), a phase jump amount at a time of the device 2 transitions from reception to transmission is set as Δθ.sub.JP2, and a phase jump amount at a time of the device 2 transitioning from transmission to reception is set as Δθ.sub.JP3. If there is no change in the frequency, a total of the phase jump amounts Δθ.sub.JP2 and Δθ.sub.JP3 is equal to a difference between θ.sub.Lmx2(2) and θ.sub.Lmx2(1), and when the frequency change is taken into consideration, a relationship between θ.sub.Lmx2(2) and θ.sub.Lmx2(1) is expressed by equation (56) as follows.
[0152]
[0153]
[0154] In other words, a waveform in
[0155] As shown in
[0156]
When an arbitrary time when the frequency is stabilized in the reception section from a time t.sub.1 to a time t.sub.2 is set as t.sub.IFA, if reception of the signal of the frequency f.sub.IF2 is continued thereafter, the phase of the output of mpl20 has a same value at each time period T.sub.IF2, as shown by the dash-dotted line in
[0157] Accordingly, when a difference between the output phase ϕ.sub.2 of the integrator 15 that indicates the output phase of mpl20 and the quasi-reference phase ϕ.sub.0 is obtained in the subtractor 30, if a time t.sub.IFB is assumed to be a time after an integer multiple of T.sub.IF2 from the time t.sub.IFA, in the section from a time t.sub.3 to a time t.sub.4 in
[0158] However, since the frequency changes in the reception section from a time t.sub.2 to the time t.sub.3 in reality, the phase of the output of mpl20 changes according to equation (60), and the phase difference Δθ(t.sub.IFB) at the time t.sub.IFB has a different value from the value of the phase difference Δθ(t.sub.IFA).
[0159] The difference of the phase differences in the case of receiving the frequency change and the case of not receiving the frequency change in the section from the time t.sub.2 to the time t.sub.3 is due to the fact that the initial phase changes with the frequency change in the section from the time t.sub.2 to the time t.sub.3 because there is no change in the frequency in the two reception sections. In other words, an initial phase fluctuation amount Δθ.sub.LRR2=Δθ(t.sub.IFB)−Δθ(t.sub.IFB)v is established. In the operation, the quasi-reference phase is cancelled out, and therefore, the initial phase fluctuation amount Δθ.sub.LRR2 is obtained by equation (63) as follows using ϕ.sub.Lt3-t4(t.sub.IFB) that is the output phase ϕ.sub.2 of the integrator 15 at the time t.sub.IFB, and ϕ.sub.Lt1-t2(t.sub.IFA) that is the output phase ϕ.sub.2 of the integrator 15 at the time t.sub.IFA.
[0160] Note that equation (63) described above is obtained by setting both the phase jumps Δθ.sub.JP2, and Δθ.sub.JP3 as 0[rad]. However, as is obvious from
[0161] In other words, in the present embodiment, the timing generation circuit 40 sets the time t.sub.IFA as the timing signal ta1, and sets the time t.sub.IFB as the timing signal ta2. The hold circuit 44 outputs ϕ.sub.2−ϕ.sub.0 at the time t.sub.IFA as θ.sub.A, and the hold circuit 45 outputs ϕ.sub.2−ϕ.sub.0 at the time t.sub.IFB as θ.sub.B.
[0162] The subtractor 46 calculates the fluctuation amount Δθ.sub.LRR2 of the initial phase based on θ.sub.B−θ.sub.A. The MOD circuit 47 takes a remainder by 2π of the output of the subtractor 46, and outputs the fluctuation amount Δθ.sub.LRR2 as Δθ.sub.AB. In this way, it is possible to detect “the phase difference between the respective RF signals of the two reception sections” that is the second phase difference.
[0163] Note that the initial phase fluctuation amount Δθ.sub.LRR2 is also obtained by an operation of a difference between the output of the integrator 15 at the time T.sub.IFA in the first reception section, and the output of the integrator 15 at the time t.sub.IFB in the second reception section after a time period that is an integer multiple of T.sub.IF2 from the time t.sub.IFA.
[0164] Note that from the MOD circuit 47 of the device 1 not illustrated, Δθ.sub.LRR1 is obtained by a similar method to the method described above.
(Calculation of Third Phase Difference)
[0165] Next, with reference to
[0166]
[0167] A phase difference detected at the time t.sub.C is mod(θ.sub.Lx2−θ.sub.LOx2, 2π) as shown in equation (57) described above. A phase difference detected at the time t.sub.D is
from equation (58). When the equation is simplified to omit mod, the phase detected at the time t.sub.C is set as ϕ.sub.Lt1(t.sub.C), and a difference between the two phase differences given from equation (58) and equation (64) is taken, equation (65) as follows is obtained.
[0168] From equation (40) and equation (65) described above, equation (66) as follows is obtained.
[0169] From the output of the subtractor 30, ϕ.sub.Lt1-t2(t.sub.D) and ϕ.sub.Lt1(t.sub.C) in equation (66) described above are obtained. Accordingly, when the IF frequency f.sub.IF2 and the time t.sub.D are defined, Δθ.sub.LTR2 can be obtained from equation (66) described above.
[0170] Note that equation (66) described above is obtained with a phase jump at a time of transition from a section before the time t.sub.1 to a section from the times t.sub.1 to t.sub.2 set as 0 [rad]. However, as is obvious from
[0171] In other words, in the present embodiment, the IF frequency f.sub.IF2 and the time t.sub.D in the first reception section are defined, and the timing generation circuit 40 sets the time t.sub.C in the output section by the initial setting as the timing signal ta1, and sets the time t.sub.D as the timing signal ta2. The hold circuit 44 obtains ϕ.sub.2−ϕ.sub.0 at the time t.sub.C as the phase θ.sub.A, and the hold circuit 45 obtains ϕ.sub.2−ϕ.sub.0 at the time t.sub.D as the phase θ.sub.B.
[0172] The subtractor 46 obtains the initial phase fluctuation amount Δθ.sub.LTR2 based on θ.sub.B−θ.sub.A. The MOD circuit 47 obtains the remainder by 2π of the output of the subtractor 46, and outputs the fluctuation amount Δθ.sub.LTR2 of the initial phase as a phase difference Δθ.sub.AB.
[0173] Note that by an operation including a difference between ϕ.sub.2−ϕ.sub.0 at the time t.sub.C and ϕ.sub.2−ϕ.sub.0 at the time t.sub.D, the initial phase fluctuation amount Δθ.sub.LTR2 can also be detected.
[0174] From the MOD circuit 47 of the device 1 not illustrated, Δθ.sub.LTR1 is obtained by a similar method to the method described above.
[0175] Next, Δθ.sub.HTR2 is obtained. The distance measurement sequence of the low frequency and the distance measurement sequence of the high frequency in
[0176] Accordingly, equations in which L expressing the meaning of the low frequency is changed to H expressing the meaning of the high frequency, and the detection time of the phase is changed from the time t.sub.D to the time D+t.sub.D and is changed from the time t.sub.C to the time D+t.sub.C in equation (64) to equation (66) described above are established.
[0177] In other words, Δθ.sub.HTR2 can be expressed by equation (67) as follows that is obtained by transforming equation (66) described above by setting the phase of the output of the frequency multiplier mpl20 at the time D+t.sub.D as ϕ.sub.Ht1-t2(D+t.sub.D) and by setting the phase of the output of the frequency multiplier mpl20 at the time D+t.sub.C as ϕ.sub.Ht1 (D+t.sub.C).
[0178] Note that the IF frequency of the device 2 hardly changes whether the IF frequency is at a high frequency or at a low frequency, final terms of equation (66) and equation (67) have a same value.
[0179] In equation (67) described above, ϕ.sub.Ht1-t2(D+t.sub.D) and ϕ.sub.Ht1 (D+t.sub.C) in equation (67) described above are obtained by the outputs of the subtractor 30. Accordingly, when the IF frequency f.sub.IF2 and the time t.sub.D are defined, Δθ.sub.HTR2 can be obtained from equation (66) described above. Equation (67) is established regardless of a size of a phase jump at a time of transition from the section before the time t.sub.1 to the section from the times D+t.sub.1 to D+t.sub.2.
[0180] In other words, in the present embodiment, the IF frequency f.sub.IF2 and the time t.sub.D in the first reception section are defined, and the timing generation circuit 40 sets the time D+t.sub.C in the output section by the initial setting as the timing signal ta1, and sets the time D+t.sub.D as the timing signal ta2. The hold circuit 44 obtains ϕ.sub.2−ϕ.sub.0 at the time D+t.sub.C as the phase θ.sub.A, and the hold circuit 45 obtains ϕ.sub.2−ϕ.sub.0 at the time D+t.sub.D as the phase θ.sub.B. The subtractor 46 obtains the initial phase fluctuation amount Δθ.sub.HTR2 by θ.sub.B−θ.sub.A. The MOD circuit 47 obtains the remainder by 2π of the output of the subtractor 46, and outputs the initial phase fluctuation amount Δθ.sub.HTR1 as the phase difference Δθ.sub.AB.
[0181] Note that it is also possible to calculate the fluctuation amount Δθ.sub.HTR1 based on a difference between an output of the integrator 15 at the time D+t.sub.C, and an output of the integrator 15 at the time D+t.sub.D.
[0182] From the MOD circuit 47 of the device 1 not illustrated, Δθ.sub.HTR1 is obtained by a similar method to the method described above.
[0183] In this way, it is possible to detect the “phase difference between the respective RF signals in the transmission section and the reception section that are continuous” that is the third phase difference. The phase calculator phscalc2 and the distance calculator dcalc2 of the device 2 performs a distance measurement operation by using the obtained first to third phase differences, that is, the initial phase fluctuation amounts.
(Distance Measurement Calculation)
[0184] The θ.sub.LSUM in equation (36) described above can be calculated by using the first to the third phase differences as shown in equation (42) described above. Likewise, the θ.sub.HSUM in equation (36) described above can also be calculated by using the first to the third phase differences as shown in equation (48) described above. The phase calculator phscalc2 outputs θ.sub.LSUM and θ.sub.HSUM that are calculated to the distance calculator dcalc2. The distance calculator dcalc2 obtains the delay τ.sub.R by the operation of equation (36) described above from the output of the phase calculator phscalc2 and the signal S9, and further calculates a distance R.
[0185] Although the subtractor 30 is described as performing the operation of the IF frequency f.sub.IF2 and the time t.sub.D at the time of calculation of the above described third phase difference, the operation can be omitted as will be shown as follows. Equation (68) as follows expresses θ.sub.LSUM−θ.sub.HSUM in the first term of equation (36) described above, from equation (42) and equation (48).
[0186] A first term and a second term of equation (68) each show “the phase difference between the respective RF signals in the transmission section and the reception section that are continuous” that is the third phase difference, a third term and a fourth term each show “the phase difference between the respective RF signals in the two transmission sections” that is the first phase difference, and a fifth term shows “the phase difference between the respective RF signals in the two reception sections” that is the second phase difference. In other words, the second term is a difference between “the phase difference between the respective RF signals in the transmission section and the reception section that are continuous” using the low frequency and “the phase difference between the respective RF signals in the transmission section and the reception section that are continuous” using the high frequency, in the device 2. When a difference between equation (66) and equation (67) is taken in order to obtain the difference, equation (69) as follows is obtained.
[0187] In equation (69), the terms of the operation of the IF frequency f.sub.IF2 and the time t.sub.D are cancelled out. In other words, it shows that when the predetermined time t.sub.D with the frequency setting start as the reference is set at a fixed value, the difference in the “phase difference of the respective RF signals in the transmission section and the reception section that are continuous” that is the third phase difference can be obtained by the subtractor 30 only obtaining the difference of the output phases of the integrators 15 and 20.
[0188] In the device 1, it is also possible to obtain Δθ.sub.LTR1−Δθ.sub.HTR1 of the first term by a similar method.
[0189] Accordingly, in this case, the phase calculator phscalc2 can calculate θ.sub.LSUM−θ.sub.HSUM by using an operation result of the subtractor 30, and output a calculation result to the distance calculator dcalc2.
[0190] Note that as is obvious from
[0191] In the explanation so far, calculation of the first phase difference, calculation of the second phase difference, and calculation of the third phase difference are described with separate timings. It is necessary to obtain ϕ.sub.Lt2-t3 (t)−ϕ.sub.Lt1 (t) in the calculation of the first phase difference, ϕ.sub.Lt3-t4 (t.sub.IFB)−ϕ.sub.Lt1-t2 (t.sub.IFA) in the calculation of the second phase difference, and ϕ.sub.Lt1-t2 (t.sub.D)−ϕ.sub.Lt1 (t.sub.C) or the like in the calculation of the third phase difference. Since these calculations are in parallel with one another in terms of time, the phase calculator phscalc2 can obtain the respective values by including a plurality of sets of the timing generation circuits 40, the hold circuits 44 and 45, the subtractors 46 and the MOD circuits 47.
[0192] Here, the case of performing the above described circuit by one set as in
When Δθ.sub.AB3−Δθ.sub.AB1 is calculated here, equation (73) is obtained.
[0193] When the equations are looked at here, it is found that equation (71) corresponds to the calculation of the first phase difference, equation (73) corresponds to the calculation of the second phase difference, and equation (70) corresponds to the calculation of the third phase difference in a case of t.sub.D=T.sub.IFA. Therefore, it is found that if equation (73) is calculated by the distance calculator dcalc2, a necessary phase difference can be obtained with the configuration in
[0194] In this way, in the present embodiment, it is possible to achieve the similar function to the function in the case of not changing the initial phase, in the device that detects the phase of a signal by using the local oscillator by obtaining the fluctuation amount of the phase due to the initial phase change and the frequency change by adopting the reference phase device for obtaining the reference phase and obtaining the difference between the quasi-reference phase obtained from the output of the reference phase device and the phase of the output after resetting of the frequency, and correcting the phase according to the obtained fluctuation amount.
[0195] For example, when the present embodiment is applied to a distance measuring device that performs transmission and reception of single wave signals between devices and performs distance measurement from a reception phase, and is a distance measuring device using a direct modulation method for a transmission unit and using a super heterodyne method for a reception unit, a fluctuation amount of an initial phase following a frequency change in a distance measurement sequence can be detected and corrected, and therefore accurate distance measurement is possible from phase information.
[0196] Note that the present invention is not limited to the above described embodiment, and can be modified variously in the range without departing from the gist of the present invention in the implementation stage. The above described embodiment includes the inventions in various stages, and various inventions can be extracted by appropriate combinations in the plurality of components that are disclosed. For example, even when some components are deleted from all the components shown in the embodiment, the configuration from which the components are deleted can be extracted as the invention when the problem described in the column of the problem to be solved by the invention can be solved, and the effect described in the column of the effect of the invention is obtained.
[0197] While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel devices and methods described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modification as would fall within the scope and spirit of the inventions.