LIGHT-EMITTING DIODE CHIP STRUCTURE

Abstract

A light-emitting diode chip structure comprising a substrate; a metal contact layer disposed on the substrate; a light-emitting semiconductor layer disposed on the metal contact layer; an insulating protective layer covering the metal contact layer and the light-emitting diode semiconductor layer. The insulating protective layer includes a first opening that exposes the light-emitting semiconductor layer and a second opening that exposes the metal contact layer. The metal conductive layer with one end passing through the first opening to be electrically connected to the light-emitting semiconductor layer, and the other end of the metal conductive layer extended on the insulating protective layer. A first electrode pad and a second electrode pad are respectively located on lateral sides of the light-emitting semiconductor layer and respectively disposed on the metal conductive layer and passing through the second opening to be disposed on the metal contact layer.

Claims

1. A light-emitting diode chip structure comprising: a substrate; a metal contact layer, the metal contact layer disposed on the substrate; a light-emitting semiconductor layer, the light-emitting semiconductor layer disposed on the metal contact layer; an insulating protective layer, the insulating protective layer covering the metal contact layer and the light-emitting semiconductor layer, and the insulating protective layer including a first opening exposing the light-emitting semiconductor layer, and a second opening exposing the metal contact layer; a metal conductive layer, the metal conductive layer disposed on the insulating protective layer, one end of the metal conductive layer passing through the first opening to be electrically connected to the light-emitting semiconductor layer, and the other end of the metal conductive layer extended on a horizontal plane of the metal contact layer where the light-emitting semiconductor layer is not disposed thereon; a first electrode pad, the first electrode pad disposed on the metal conductive layer and located on one lateral side of the light-emitting semiconductor layer; and a second electrode pad, the second electrode pad passing through the second opening to be disposed on the metal contact layer and located on one lateral side of the light-emitting semiconductor layer.

2. The light-emitting diode chip structure as claimed in claim 1, wherein the first opening surrounds a contour edge of the light-emitting semiconductor layer, and the metal conductive layer is electrically connected to the contour edge of the light-emitting semiconductor layer.

3. The light-emitting diode chip structure as claimed in claim 1, wherein the metal conductive layer covers lateral sides of the light-emitting semiconductor layer.

4. The light-emitting diode chip structure as claimed in claim 3, wherein the metal conductive layer includes an auxiliary circuit extending to reach a middle area of the light-emitting semiconductor layer.

5. The light-emitting diode chip structure as claimed in claim 1, wherein a contour edge of the light-emitting semiconductor layer is rectangular, and an area of the light-emitting semiconductor layer is less than 50000 μm.sup.2.

6. The light-emitting diode chip structure as claimed in claim 1, wherein the lateral side of the first electrode pad and the lateral side of the second electrode pad are located on a same side of the light-emitting semiconductor layer.

7. The light-emitting diode chip structure as claimed in claim 6, wherein the first electrode pad and the second electrode pad are arranged in parallel along a longitudinal direction.

8. The light-emitting diode chip structure as claimed in claim 1, wherein the lateral side of the first electrode pad and the lateral side of the second electrode pad are located on different sides of the light-emitting semiconductor layer.

9. The light-emitting diode chip structure as claimed in claim 1, wherein the substrate and the metal contact layer are fixed by an adhesive layer.

10. The light-emitting diode chip structure as claimed in claim 1, wherein a bottom contact layer with magnetism is disposed under the substrate.

11. The light-emitting diode chip structure as claimed in claim 10, wherein a material of the bottom contact layer is selected from any one of the group consisting of ferromagnetic film, polymer with ferromagnetic material powder, and ceramic with ferromagnetic material powder.

12. The light-emitting diode chip structure as claimed in claim 1, wherein the light-emitting semiconductor layer includes a P-type semiconductor layer, a quantum well and an N-type semiconductor layer stacked in sequence, wherein the P-type semiconductor layer is electrically connected to the metal contact layer, the N-type semiconductor layer is electrically connected to the metal conductive layer, a contour edge of the light-emitting semiconductor layer is rectangular, and wherein a length of a long side of the light-emitting semiconductor layer is defined as W, a height of the N-type semiconductor layer is defined as H, and W/H is less than 75.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0009] FIG. 1 is a cross-sectional side view of a first embodiment of the invention;

[0010] FIG. 2 is a top view of the first embodiment of the invention;

[0011] FIG. 3 is a cross-sectional side view of a second embodiment of the invention;

[0012] FIG. 4 is a top view of the second embodiment of the invention;

[0013] FIG. 5 is a cross-sectional side view of a third embodiment of the invention;

[0014] FIG. 6 is a top view of a fourth embodiment of the invention; and

[0015] FIG. 7 is a top view of a fifth embodiment of the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0016] In order to make the above and other objects, features and advantages of the present invention more comprehensible, five preferred embodiments will be described in detail with reference to the accompanying drawings hereafter.

[0017] It should be noted that the present invention is not limited to the embodiments herein and can be realized by various forms. Further, the drawings are not precise scales. Please refer to FIG. 1 and FIG. 2 for a first embodiment of the invention. The invention provides a light-emitting diode chip structure comprising a substrate 10, a metal contact layer 20, a light-emitting semiconductor layer 30, an insulating protective layer 40, a metal conductive layer 50, a first electrode pad 60, and a second electrode pad 70. The metal contact layer 20 is disposed on the substrate 10. In this embodiment, the substrate 10 and the metal contact layer 20 are fixed by an adhesive layer 15. The substrate 10 is selected from any one of conductive materials, such as P-Type Si substrate, CuMoCu substrate, and Ni—Fe substrate. Alternatively, the substrate 10 is selected from any one of materials with high thermal conductivity, such as SiC substrate, AlN substrate, and Al.sub.2O.sub.3 substrate. In addition, a bottom contact layer 80 with magnetism is disposed under the substrate 10. A material of the bottom contact layer 80 is selected from any one of the group consisting of ferromagnetic film, polymer with ferromagnetic material powder, and ceramic with ferromagnetic material powder. In detail, the ferromagnetic film and the ferromagnetic material powder is made of ferromagnetic materials such as iron, nickel and cobalt.

[0018] The light-emitting semiconductor layer 30 includes a P-type semiconductor layer 31, a quantum well 32 and an N-type semiconductor layer 33 stacked in sequence. The light-emitting semiconductor layer 30 is disposed on the metal contact layer 20. The P-type semiconductor layer 31 is electrically connected to the metal contact layer 20. The insulating protective layer 40 covers the metal contact layer 20 and the light-emitting semiconductor layer 30. A material of the insulating protective layer 40 is selected from a group consisting of SiO.sub.2, SiN, SiN/SiO.sub.2/SiN, TiO.sub.2 and TiO.sub.2/SiO.sub.2/TiO.sub.2. The insulating protective layer 40 includes a first opening 41 and a second opening 42. The first opening 41 exposes the light-emitting semiconductor layer 30, and the second opening 42 exposes the metal contact layer 20. Further, the first opening 41 is disposed to surround a contour edge of the light-emitting semiconductor layer 30.

[0019] The metal conductive layer 50 is disposed on the insulating protective layer 40, and one end of the metal conductive layer 50 passes through the first opening 41 to be electrically connected to the light-emitting semiconductor layer 30. In more detail, the metal conductive layer 50 covers lateral sides of the light-emitting semiconductor layer 30, the metal conductive layer 50 is electrically connected to the contour edge of the light-emitting semiconductor layer 30, and the N-type semiconductor layer 33 of the light-emitting semiconductor layer 30 is electrically connected to the metal conductive layer 50. The other end of the metal conductive layer 50 is extended on a horizontal plane 21 of the metal contact layer 20 where the light-emitting semiconductor layer 30 is not disposed thereon.

[0020] Furthermore, the first electrode pad 60 is disposed on the metal conductive layer 50 and located on one lateral side of the light-emitting semiconductor layer 30. The second electrode pad 70 passes through the second opening 42 to be disposed on the metal contact layer 20 and located on one lateral side of the light-emitting semiconductor layer 30. In this embodiment, the first electrode pad 60 and the second electrode pad 70 are located on different lateral sides of the light-emitting semiconductor layer 30 to have a larger linear distance in order to reduce the difficulty of the subsequent wire bonding process.

[0021] Please refer to FIG. 3 and FIG. 4 for a second embodiment of the invention. Compared with the first embodiment, the first electrode pad 60 and the second electrode pad 70 are located on the same lateral side of the light-emitting semiconductor layer 30. Accordingly, the first electrode pad 60 and the second electrode pad 70 are located adjacent with each other and have similar heights. For high-precision and double-headed wire bonding equipment, wire bonding operation of the first electrode pad 60 and the second electrode pad 70 can be completed in one time, thereby saving the wire bonding time.

[0022] Please refer to FIG. 5 for a third embodiment of the invention. For the consideration of light emission uniformity of the light-emitting semiconductor layer 30, the contour edge of the light-emitting semiconductor layer 30 is rectangular, and an area of the light-emitting semiconductor layer 30 is less than 50000 μm.sup.2. That is, a size of the light-emitting semiconductor layer 30 cannot be too large, so that a current 90 flowing through the N-type semiconductor layer 33 has a sufficient diffusion path. Furthermore, the contour edge of the light-emitting semiconductor layer 30 is rectangular. A length of a long side of the light-emitting semiconductor layer 30 is defined as W; a height of the N-type semiconductor layer 33 is defined as H, wherein W/H is less than 75. Thereby, the current 90 flowing through the N-type semiconductor layer 33 is sufficiently diffused to allow the light-emitting semiconductor layer 30 to emit light uniformly.

[0023] Please refer to FIG. 6 for a fourth embodiment of the invention. If a size of the light-emitting semiconductor layer 30 is too large, the metal conductive layer 50 further includes an auxiliary circuit 51 extending to reach a middle area of the light-emitting semiconductor layer 30. As guided by the auxiliary circuit 51, the current 90 (as shown in FIG. 5) is further diffused to allow the light-emitting semiconductor layer 30 to emit light uniformly. Besides, the auxiliary circuit 51 is disposed to span across the light-emitting semiconductor layer 30 (not shown in the figure), or extend crisscross to reach above the light-emitting semiconductor layer 30 (as shown in FIG. 6).

[0024] Please refer to FIG. 7 for a fifth embodiment of the invention. Compared with the second embodiment, in addition to the first electrode pad 60 and the second electrode pad 70 locating on the same lateral side of the light-emitting semiconductor layer 30, the first electrode pad 60 and the second electrode pad 70 are further arranged in parallel along a longitudinal direction. With this design, sizes of the first electrode pad 60 and the second electrode pad 70 are small, so precision wire bonding equipment is required for wire bonding.

[0025] In summary, the invention includes the following advantages:

[0026] 1. Adopted the structure design of vertical light-emitting diode, the invention has a high axial light characteristic to meet the requirements of high color rendering display unit.

[0027] 2. The first electrode pad and the second electrode pad are respectively disposed on the lateral sides of the light-emitting semiconductor layer to improve the problem of shading by the electrodes causing a brightness to drop significantly.

[0028] 3. Since the light-emitting semiconductor layer is not provided under the first electrode pad and the second electrode pad, the problem of rupture of the light-emitting semiconductor layer caused by stress is eliminated.

[0029] 4. The heights of the first electrode pad and the second electrode pad are similar, which facilitate performing of wire bonding process.

[0030] 5. The substrate is made of high heat dissipation material with characteristic of excellent heat dissipation.

[0031] 6. The bottom contact layer with magnetism is provided on a bottom of the substrate, which is suitable for magnetic transfer process and facilitates large-scale transfer of small-sized chips.