Forward converter having a primary-side current sense circuit
11323036 · 2022-05-03
Assignee
Inventors
Cpc classification
H02M1/0009
ELECTRICITY
H05B45/00
ELECTRICITY
H05B45/355
ELECTRICITY
H02M1/08
ELECTRICITY
H02M3/33546
ELECTRICITY
H05B44/00
ELECTRICITY
H02M3/33553
ELECTRICITY
Y02B20/30
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
International classification
H05B45/00
ELECTRICITY
Abstract
A load control device for controlling the amount of power delivered to an electrical load (e.g., an LED light source) includes first and second semiconductor switches, a transformer, a capacitor, a controller, and a current sense circuit operable to receive a sense voltage representative of a primary current conducted through a primary winding of the transformer. The primary winding is coupled in series with a semiconductor switch, while a secondary winding is adapted to be operatively coupled to the load. The capacitor is electrically coupled between the junction of the first and second semiconductor switches and the primary winding. The current sense circuit receives a sense voltage and averages the sense voltage when the first semiconductor switch is conductive, so as to generate a load current control signal that is representative of a real component of a load current conducted through the load.
Claims
1. A load control device for controlling an amount of power delivered to an electrical load, the load control device comprising: an isolated forward converter configured to receive a bus voltage and to conduct a load current through the electrical load, the isolated forward converter comprising: a transformer comprising a primary winding configured to conduct a primary current and a secondary winding configured to supply current to the electrical load; first and second semiconductor switches electrically coupled in series, the first and second semiconductor switches configured to generate a primary voltage across the primary winding of the transformer to cause the transformer to transfer power to the secondary winding when either of the first and second semiconductor switches is conductive; and an energy-storage inductor operatively coupled in series with the secondary winding of the transformer, the energy-storage inductor comprising a partially-gapped magnetic core set; a current sense circuit configured to receive a sense voltage representative of a magnitude of the primary current conducted through the primary winding of the transformer, the current sense circuit configured to generate a load current signal that is representative of a real component of the primary current by averaging the sense voltage when either of the first and second semiconductor switches is conductive; and a controller configured to control the first and second semiconductor switches to generate the primary voltage across the primary winding of the transformer and control a load current conducted through the electrical load in response to the load current signal.
2. The load control device of claim 1, wherein the current sense circuit comprises an averaging circuit configured to generate the load current signal when either of the first and second semiconductor switches is conductive, the controller configured to control the current sense circuit to provide the sense voltage to the averaging circuit when either of the first and second semiconductor switches is conductive.
3. The load control device of claim 2, wherein the controller is configured to generate a first drive signal for periodically rendering the first semiconductor switch conductive for an on time, and a second drive signal for periodically rendering the second semiconductor switch conductive for the on time.
4. The load control device of claim 3, wherein the controller is configured to control the current sense circuit to provide the sense voltage to the averaging circuit for the on time plus an additional amount of time when a target amount of power to be delivered to the electrical load is less than a threshold amount.
5. The load control device of claim 4, wherein the additional amount of time is a function of the target amount of power.
6. The load control device of claim 4, wherein the additional amount of time increases linearly as the target amount of power decreases.
7. The load control device of claim 3, wherein the controller is configured to control the current sense circuit to provide the sense voltage to the averaging circuit for the on time when the target amount of power to be delivered to the electrical load is greater than a threshold amount.
8. The load control device of claim 2, wherein the current sense circuit comprises a third semiconductor switch configured to disconnect the sense voltage from the averaging circuit, the controller configured to control the third semiconductor switch to provide the sense voltage to the averaging circuit when either of the first and second semiconductor switches is conductive.
9. The load control device of claim 8, wherein the sense voltage is coupled to the averaging circuit through two series-connected resistors, the third semiconductor switch coupled between the junction of the two resistors and a circuit common to allow the sense voltage to be provided to the averaging circuit when the third semiconductor switch is non-conductive.
10. The load control device of claim 2, wherein the controller is configured to generate a control signal for causing the current sense circuit to provide the sense voltage to the averaging circuit, the controller further configured to sample the load current signal when the current sense circuit is being controlled to provide the sense voltage to the averaging circuit.
11. The load control device of claim 1, further comprising: a capacitor electrically coupled between the junction of the first and second semiconductor switches and the primary winding of the transformer to cause the primary voltage across the primary winding to have a positive polarity when the first semiconductor switch is conductive and a negative polarity when the second semiconductor switch is conductive.
12. The load control device of claim 1, wherein the isolated forward converter further comprises a sense resistor coupled in series with the primary winding of the transformer, the sense resistor configured to conduct the primary current and produce the sense voltage.
13. A light-emitting diode (LED) driver for controlling an intensity of an LED light source, the LED driver comprising: an isolated forward converter configured to receive a bus voltage and to conduct a load current through the LED light source, the isolated forward converter comprising: a transformer comprising a primary winding configured to conduct a primary current and a secondary winding configured to conduct the load current through the LED light source; first and second semiconductor switches electrically coupled in series, the first and second semiconductor switches configured to generate a primary voltage across the primary winding of the transformer to cause the transformer to transfer power to the secondary winding when either of the first and second semiconductor switches is conductive; and an energy-storage inductor operatively coupled in series with the secondary winding of the transformer, the energy-storage inductor comprising a partially-gapped magnetic core set; a current sense circuit configured to receive a sense voltage representative of a magnitude of the primary current conducted through the primary winding of the transformer, the current sense circuit configured to generate a load current signal that is representative of a real component of the primary current by averaging the sense voltage when either of the first and second semiconductor switches is conductive; and a controller configured to control the first and second semiconductor switches to generate the primary voltage across the primary winding of the transformer and control the intensity of the LED light source by controlling a magnitude of a load current conducted through the LED light source in response to the load current signal.
14. The LED driver of claim 13, wherein the controller is configured to render each of the first and second semiconductor switch conductive for an on time, and average the sense voltage for the on time plus an additional amount of time when a target amount of power to be delivered to the LED light source is less than a threshold amount.
15. The LED driver of claim 14, wherein the additional amount of time is a function of the target amount of power.
16. The LED driver of claim 14, wherein the additional amount of time increases linearly as the target amount of power decreases.
17. The LED driver of claim 14, wherein the controller is configured to cause the averaging circuit to average the sense voltage for the on time when the target amount of power to be delivered to the LED light source is greater than a threshold amount.
18. The LED driver of claim 13, wherein the current sense circuit comprises an averaging circuit configured to generate the load current signal when either of the first and second semiconductor switches is conductive, the current sense circuit further comprising a third semiconductor switch configured to disconnect the sense voltage from the averaging circuit, the controller configured to control the third semiconductor switch to provide the sense voltage to the averaging circuit when either of the first and second semiconductor switches is conductive.
19. The LED driver of claim 18, wherein the sense voltage is coupled to the averaging circuit through two series-connected resistors, the third semiconductor switch coupled between the junction of the two resistors and a circuit common to allow the sense voltage to be provided to the averaging circuit when the third semiconductor switch is non-conductive.
20. The LED driver of claim 13, further comprising: a capacitor electrically coupled between the junction of the first and second semiconductor switches and the primary winding of the transformer to cause the primary voltage across the primary winding to have a positive polarity when the first semiconductor switch is conductive and a negative polarity when the second semiconductor switch is conductive.
Description
BRIEF DESCRIPTION OF THE DRAWINGS
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(10)
(11)
DETAILED DESCRIPTION
(12)
(13) The LED driver 100 comprises a radio-frequency (RFI) filter circuit 110 for minimizing the noise provided on the AC mains and a rectifier circuit 120 for generating a rectified voltage V.sub.RECT. The LED driver 100 further comprises a boost converter 130, which receives the rectified voltage V.sub.RECT and generates a boosted direct-current (DC) bus voltage V.sub.BUS across a bus capacitor CBUS. The boost converter 130 may alternatively comprise any suitable power converter circuit for generating an appropriate bus voltage, such as, for example, a flyback converter, a single-ended primary-inductor converter (SEPIC), a Ćuk converter, or other suitable power converter circuit. The boost converter 120 may also operate as a power factor correction (PFC) circuit to adjust the power factor of the LED driver 100 toward a power factor of one. The LED driver 100 also comprises an isolated, half-bridge forward converter 140, which receives the bus voltage V.sub.BUS and controls the amount of power delivered to the LED light source 102 so as to control the intensity of the LED light source between a low-end (i.e., minimum) intensity L.sub.LE (e.g., approximately 1-5%) and a high-end (i.e., maximum) intensity L.sub.HE (e.g., approximately 100%).
(14) The LED driver 100 further comprises a control circuit, e.g., a controller 150, for controlling the operation of the boost converter 130 and the forward converter 140. The controller 150 may comprise, for example, a digital controller or any other suitable processing device, such as, for example, a microcontroller, a programmable logic device (PLD), a microprocessor, an application specific integrated circuit (ASIC), or a field-programmable gate array (FPGA). The controller 150 generates a bus voltage control signal V.sub.BUS-CNTL, which is provided to the boost converter 130 for adjusting the magnitude of the bus voltage V.sub.BUS. The controller 150 receives from the boost converter 130 a bus voltage feedback control signals V.sub.BUS-FB, which is representative of the magnitude of the bus voltage V.sub.BUS.
(15) The controller 150 also generates drive control signals V.sub.DRIVE1, V.sub.DRIVE2, which are provided to the forward converter 140 for adjusting the magnitude of a load voltage V.sub.LOAD generated across the LED light source 102 and the magnitude of a load current I.sub.LOAD conducted through the LED light source to thus control the intensity of the LED light source to a target intensity L.sub.TRGT. The LED driver 100 further comprises a current sense circuit 160, which is responsive to a sense voltage V.sub.SENSE that is generated by the forward converter 140 and is representative of the magnitude of the load current I.sub.LOAD. The current sense circuit 160 is responsive to a signal-chopper control signal V.sub.CHOP (which is received from the controller 150) and generates a load current feedback signal V.sub.I-LOAD (which is a DC voltage representative of the magnitude of the load current I.sub.LOAD). The controller 150 receives the load current feedback signal V.sub.I-LOAD from the current sense circuit 160 and controls the drive control signals V.sub.DRIVE1, V.sub.DRIVE2 to adjust the magnitude of the load current I.sub.LOAD to a target load current I.sub.TRGT to thus control the intensity of the LED light source 102 to the target intensity L.sub.TRGT. The target load current I.sub.TRGT may be adjusted between a minimum load current I.sub.MIN and a maximum load current I.sub.MAX.
(16) The controller 150 is coupled to a memory 170 for storing the operational characteristics of the LED driver 100 (e.g., the target intensity L.sub.TRGT, the low-end intensity L.sub.LE, the high-end intensity L.sub.HE, etc.). The LED driver 100 may also comprise a communication circuit 180, which may be coupled to, for example, a wired communication link or a wireless communication link, such as a radio-frequency (RF) communication link or an infrared (IR) communication link. The controller 150 may be operable to update the target intensity L.sub.TRGT of the LED light source 102 or the operational characteristics stored in the memory 170 in response to digital messages received via the communication circuit 180. Alternatively, the LED driver 100 could be operable to receive a phase-control signal from a dimmer switch for determining the target intensity L.sub.TRGT for the LED light source 102. The LED driver 100 further comprises a power supply 190, which receives the rectified voltage V.sub.RECT and generates a direct-current (DC) supply voltage V.sub.CC for powering the circuitry of the LED driver.
(17)
(18) The inverter voltage V.sub.INV is coupled to the primary winding of a transformer 220 through a DC-blocking capacitor C216 (e.g., having a capacitance of approximately 0.047 μF), such that a primary voltage V.sub.PRI is generated across the primary winding. The transformer 220 is characterized by a turns ratio n.sub.TURNS (i.e., N.sub.1/N.sub.2) of approximately 115:29. The sense voltage V.sub.SENSE is generated across a sense resistor R222, which is coupled series with the primary winding of the transformer 220. The FETs Q210, Q212 and the primary winding of the transformer 220 are characterized by parasitic capacitances C.sub.P1, C.sub.P2, C.sub.P3.
(19) The secondary winding of the transformer 220 generates a secondary voltage, which is coupled to the AC terminals of a full-wave diode rectifier bridge 224 for rectifying the secondary voltage generated across the secondary winding. The positive DC terminal of the rectifier bridge 224 is coupled to the LED light source 202 through an output energy-storage inductor L226 (e.g., having an inductance of approximately 10 mH), such that the load voltage V.sub.LOAD is generated across an output capacitor C228 (e.g., having a capacitance of approximately 3 μF).
(20)
(21)
(22) When either of the high-side and low-side FETs Q210, Q212 are conductive, the magnitude of an output inductor current I.sub.L conducted by the output inductor L226 and the magnitude of the load voltage V.sub.LOAD across the LED light source 202 both increase with respect to time. The magnitude of the primary current I.sub.PRI also increases with respect to time while the FETs Q210, Q212 are conductive (after the initial current spike). When the FETs Q210, Q212 are non-conductive, the output inductor current I.sub.L and the load voltage V.sub.LOAD both decrease in magnitude with respective to time. The output inductor current I.sub.L is characterized by a peak magnitude I.sub.L-PK and an average magnitude I.sub.L-AVG as shown in
(23) When the FETs Q210, Q212 are rendered non-conductive, the magnitude of the primary current I.sub.PRI drops toward zero amps (e.g., as shown at time t.sub.2 in
(24) The real component of the primary current I.sub.PRI is representative of the magnitude of the secondary current I.sub.SEC and thus the intensity of the LED light source 202. However, the magnetizing current I.sub.MAG (i.e., the reactive component of the primary current I.sub.PRI) also flows through the sense resistor R222. The magnetizing current I.sub.MAG changes from negative to positive polarity when the high-side FET Q210 is conductive, changes from positive to negative polarity when the low-side FET Q212 is conductive, and remains constant when the magnitude of the primary voltage V.sub.PRI is zero volts, as shown in
(25)
where T.sub.HC is the half-cycle period of the inverter voltage V.sub.INV, i.e., T.sub.HC=T.sub.OP/2. As shown in
(26) The current sense circuit 260 averages the primary current I.sub.PRI during the positive cycles of the inverter voltage V.sub.INV, i.e., when the high-side FET Q210 is conductive. The load current feedback signal V.sub.I-LOAD generated by the current sense circuit 260 has a DC magnitude that is the average value of the primary current I.sub.PRI when the high-side FET Q210 is conductive. Because the average value of the magnitude of the magnetizing current I.sub.MAG is approximately zero when the high-side FET Q210 is conductive, the load current feedback signal V.sub.I-LOAD generated by the current sense circuit is representative of only the real component of the primary current I.sub.PRI.
(27) The current sense circuit 260 comprises an averaging circuit for producing the load current feedback signal V.sub.I-LOAD. The averaging circuit may comprise a low-pass filter having a capacitor C230 (e.g., having a capacitance of approximately 0.066 uF) and a resistor R232 (e.g., having a resistance of approximately 3.32 kΩ). The low-pass filter receives the sense voltage V.sub.SENSE via a resistor R234 (e.g., having resistances of approximately 1 kΩ). The current sense circuit 160 further comprises a transistor Q236 (e.g., a FET as shown in
(28) When the high-side FET Q210 is rendered conductive, the controller drives the signal-chopper control signal V.sub.CHOP low toward circuit common to render the transistor Q236 non-conductive for a signal-chopper time T.sub.CHOP, which is approximately equal to the on time T.sub.ON of the high-side FET Q210 as shown in
(29) As the target intensity L.sub.TRGT of the LED light source 202 is decreased toward the low-end intensity L.sub.LE (and the on-times T.sub.ON of the drive control signals V.sub.DRIVE1, V.sub.DRIVE2 get smaller), the parasitics of the forward converter 140 (i.e., the parasitic capacitances C.sub.P1, C.sub.P2 of the FETs, the parasitic capacitance C.sub.P3 of the primary winding of the transformer 220, and other parasitic capacitances of the circuit) can cause the magnitude of the primary voltage V.sub.PRI to slowly decrease towards zero volts after the FETs Q210, Q212 are rendered non-conductive.
(30)
(31)
(32) Next, the controller drives the signal-chopper control signal V.sub.CHOP low towards circuit common for the signal-chopper time T.sub.CHOP at step 324. The controller then samples the averaged load current feedback signal V.sub.I-LOAD at step 326 and calculates the magnitude of the load current I.sub.LOAD using the sampled value at step 328, for example, using the following equation:
(33)
where T.sub.DELAY is the total delay time due to the turn-on time and the turn-off time of the FETs Q210, Q212, e.g., T.sub.DELAY=T.sub.TURN-ON−T.sub.TURN-OFF, which may be equal to approximately 200 μsec. Finally, the control procedure 300 exits after the magnitude of the load current I.sub.LOAD has been calculated. If the controller should presently control the low-side FET Q210 at step 312, the controller drives the second drive control signal V.sub.DRIVE2 high to approximately the supply voltage V.sub.CC for the on-time T.sub.ON at step 330, and the control procedure 300 exits without the controller driving the signal-chopper control signal V.sub.CHOP low.
(34) Alternatively, the controller can use a different relationship to determine the offset time T.sub.OS throughout the entire dimming range of the LED light source (i.e., from the low-end intensity L.sub.LE to the high-end intensity Um), as shown in
(35)
where T.sub.OS-PREV is the previous value of the offset time, K.sub.RIPPLE is the dynamic ripple ratio of the output inductor current I.sub.L (which is a function of the load current I.sub.LOAD) i.e.,
K.sub.RIPPLE=I.sub.L-PK/I.sub.L-AVG, (Equation 4)
and C.sub.PARASITIC is the total parasitic capacitance between the junction of the FETs Q210, Q212 and circuit common.
(36) As previously mentioned, the controller increases and decreases the on-times T.sub.ON of the drive control signals V.sub.DRIVE1, V.sub.DRIVE2 for controlling the FETs Q210, Q212 of the forward converter 140 to respectively increase and decrease the intensity of the LED light source. Due to hardware limitations, the controller may be operable to adjust the on-times T.sub.ON of the drive control signals V.sub.DRIVE1, V.sub.DRIVE2 by a minimum time step T.sub.STEP, which results in a corresponding step I.sub.STEP in the load current I.sub.LOAD. Near the high-end intensity L.sub.HE, this step I.sub.STEP in the load current I.sub.LOAD may be rather large (e.g., approximately 70 mA). Since it is desirable to adjust the load current I.sub.LOAD by smaller amounts, the controller is operable to “dither” the on-times T.sub.ON of the drive control signals V.sub.DRIVE1, V.sub.DRIVE2, e.g., change the on-times between two values that result in the magnitude of the load current being controlled to DC currents on either side of the target current I.sub.TRGT.
(37)
(38)
(39) However, the constant section 400 of the load current I.sub.LOAD as shown in
(40) When the target current I.sub.TRGT returns to a steady-state value, the controller may stop adding the ramp signal I.sub.RAMP to the target current I.sub.TRGT. For example, the controller may decrease the magnitude of the ramp signal I.sub.RAMP from the maximum ramp signal magnitude I.sub.RAMP-MAX to zero across a period of time after the target current I.sub.TRGT has reached a steady-state value.
(41) While
(42) Although the present disclosure has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present disclosure be limited not by the specific disclosure herein, but only by the appended claims.