Three-dimensional multi-layer electronic device production method
11458722 ยท 2022-10-04
Assignee
Inventors
Cpc classification
B33Y10/00
PERFORMING OPERATIONS; TRANSPORTING
H05K3/4664
ELECTRICITY
B29C64/386
PERFORMING OPERATIONS; TRANSPORTING
H05K3/4682
ELECTRICITY
H05K3/0097
ELECTRICITY
H05K2203/0156
ELECTRICITY
B22F7/08
PERFORMING OPERATIONS; TRANSPORTING
B22F2998/10
PERFORMING OPERATIONS; TRANSPORTING
H05K1/186
ELECTRICITY
B22F2998/10
PERFORMING OPERATIONS; TRANSPORTING
B33Y80/00
PERFORMING OPERATIONS; TRANSPORTING
B22F10/25
PERFORMING OPERATIONS; TRANSPORTING
B22F2007/047
PERFORMING OPERATIONS; TRANSPORTING
H05K2203/013
ELECTRICITY
B33Y50/02
PERFORMING OPERATIONS; TRANSPORTING
H05K3/4614
ELECTRICITY
International classification
H05K3/02
ELECTRICITY
B33Y10/00
PERFORMING OPERATIONS; TRANSPORTING
B33Y50/02
PERFORMING OPERATIONS; TRANSPORTING
Abstract
Disclosed is a method of manufacturing a three-dimensional multi-layer electronic device, the method including: a unit forming process of forming a multi-layer unit including an electronic component and a circuit wiring by three-dimensional lay-out forming; and a unit lay-out process of manufacturing a three-dimensional multi-layer electronic device by laying out and integrating the multi-layer unit in a vertical direction.
Claims
1. A method of manufacturing a three-dimensional multi-layer electronic device, comprising: a unit forming process of forming multi-layer units including an electronic component and a circuit wiring by three-dimensional lay-out forming, each of the multi-layer units including a first resin layer formed on a base material; and a unit lay-out process of manufacturing a three-dimensional multi-layer electronic device by separating the first resin layer of each of the multi-layer units from the base material and laying out the multi-layer units integrally in a vertical direction.
2. The method of manufacturing a three-dimensional multi-layer electronic device according to claim 1, wherein the unit forming process includes: a space forming step of forming a space in which the electronic component is configured to be accommodated at a planned mounting position of the electronic component; and a mounting step of mounting the electronic component in the space, and wherein the unit lay-out process includes: a cavity forming step of forming a cavity portion by closing the space by a bottom surface of an upper multi-layer unit.
3. The method of manufacturing a three-dimensional multi-layer electronic device according to claim 1, wherein the unit forming process includes: a conductive terminal forming step of forming in an upper multi-layer unit of the multi-layer units a conductive terminal for electrical connection to a lower multi-layer unit when the multi-layer units are laid out in the vertical direction, and wherein the electronic component includes: a connection pin that extends above an upper surface of the lower multi-layer unit for electrical connection to the conductive terminal of the upper multi-layer unit when the multi-layer units are laid out in the vertical direction.
4. The method of manufacturing a three-dimensional multi-layer electronic device according to claim 1, wherein in the unit lay-out process, at least one of the multi-layer units to be integrally laid out in the vertical direction is a shared multi-layer unit, so that a multi-layer unit other than the shared multi-layer unit is replaced with a multi-layer unit including a second electronic component different from the electronic component or a second circuit wiring having a pattern different from that of the circuit wiring, by which a three-dimensional multi-layer electronic device differed from the three-dimensional multi-layer electronic device is manufactured.
5. The method of manufacturing a three-dimensional multi-layer electronic device according to claim 1, wherein the base material is a common base material on which the first resin layer of each of the multi-layer units is formed, and the base material is melted prior the multi-layer units being separated from the base material.
Description
BRIEF DESCRIPTION OF DRAWINGS
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(10)
(11)
DESCRIPTION OF EMBODIMENTS
(12) Hereinafter, preferred embodiments of the present disclosure will be described in detail with reference to the drawings.
(A) Configuration of Multi-Layer Unit Forming Device
(13)
(14) Conveying device 20 includes X-axis slide mechanism 30 and Y-axis slide mechanism 32. X-axis slide mechanism 30 includes X-axis slide rail 34 and X-axis slider 36. X-axis slide rail 34 is disposed on base 28 to extend in the X-axis direction. X-axis slider 36 is slidably held in the X-axis direction by X-axis slide rail 34. Further, X-axis slide mechanism 30 has electromagnetic motor (see
(15) Stage 52 includes base 60, holding devices 62, and lifting and lowering device 64. Base 60 is formed in a flat plate shape, and base material (see
(16) A material made of a wax-based material (for example, a brazing material) soluble by heat or a solvent is used as base material 70. However, base material 70 is not limited thereto, and may be made of, for example, a strippable base material (for example, a double-sided tape, a film material or the like having a low adhesive force). However, when such a double-sided tape is used as base material 70, base material 70 is fixedly held on base 60 by the adhesive force, and thus, holding devices 62 become unnecessary.
(17) First forming unit 22 is a unit for forming a circuit wiring on base material 70 mounted on base 60 of stage 52, and includes first printing section 72 and sintering section 74. First printing section 72 has inkjet head (see
(18) Sintering section 74 has laser irradiation device (see
(19) Further, second forming unit 24 is a unit for forming a resin layer on base material 70 placed on base 60 of stage 52, and includes second printing section 84 and curing section 86. Second printing section 84 includes inkjet head (see
(20) Curing section 86 includes flattening device (see
(21) Further, mounting unit 26 is a unit for mounting first electronic component (see
(22) Mounting section 102 has mounting head (see
(23) Transfer unit 200 is a unit for transferring first conductive adhesive 224 (see
(24) Further, transfer unit 200 includes supply section 202 and transfer section 204. Supply section 202 includes first adhesive supply device 206 (see
(25) Transfer section 204 includes transfer head 210 (see
(26) Heating section 214 has irradiation device (see
(27) Further, as illustrated in
(B) Method of Manufacturing Three-Dimensional Multi-Layer Electronic Device
(28) Next, a method of manufacturing a three-dimensional multi-layer electronic device will be described. As illustrated in
(29) (B-1) Unit Forming Step
(30) Unit forming process P10 is executed by controller 120, and includes resin multi-layer forming process S10, conductive terminal forming process S20, circuit wiring forming process S30, and mounting process S40. An order of execution of steps S10, S20, S30, and S40 is determined by a multi-layer structure or the like of three-dimensional multi-layer electronic device 246 (that is, each of multi-layer units 218A to 218C). Therefore, steps S10, S20, S30, and S40 are not repeated in a notation order. In the following description, unit lay-out process P12 when each of multi-layer units 218A to 218C illustrated in
(31) First, in resin multi-layer forming step S10, as illustrated in
(32) Resin multi-layer forming step S10 includes space forming step S12 (see
(33) In conductive terminal forming step S20, stage 52 is moved below transfer unit 200. In transfer unit 200, first conductive adhesive 224 supplied in first adhesive supply device 206 is attached to a tip end of dip needle 119 of transfer head 210. Attached first conductive adhesive 224 is filled in each through hole 222 of resin layer 220 as transfer head 210 is moved by moving device 212. Accordingly, in resin layer 220 of each of multi-layer units 218B and 218C, first conductive adhesive 224 is transferred to each through hole 222. Thereafter, stage 52 is moved to curing section 86 of second forming unit 24. In curing section 86, irradiation device 92 irradiates transferred first conductive adhesive 224 with ultraviolet rays. Accordingly, in resin layer 220 of each of multi-layer units 218B and 218C, first conductive adhesive 224 in each through-hole 222 is cured to form each conductive terminal 226.
(34) In circuit wiring forming step S30, stage 52 is moved below first forming unit 22. Thereafter, in first printing section 72, inkjet head 76 linearly ejects the metal ink onto the upper surface of resin layer 220 of multi-layer unit 218 according to a wiring circuit pattern. At this time, inkjet head 76 also ejects the metal ink onto the upper surface of conductive terminal 226 of each of multi-layer units 218B and 218C according to the wiring circuit pattern. Subsequently, in sintering section 74, laser irradiation device 78 irradiates the ejected metal ink with a laser beam. Accordingly, first circuit wiring 228 is formed on the upper surface of resin layer 220 of multi-layer unit 218 by sintering the metal ink. Circuit wiring 228 is also formed on the upper surface of conductive terminal 226 of each of multi-layer units 218B and 218C.
(35) Thereafter, in the present embodiment, resin multi-layer forming step S10 and circuit wiring forming step S30 are repeated. Accordingly, second resin layer 230 and second circuit wiring 232 are formed in each of multi-layer units 218A and 218B. On the other hand, in multi-layer unit 218C, second resin layer 230 is formed.
(36) Mounting step S40 includes transfer step S42 (see
(37) Thereafter, above-described resin multi-layer forming step S10 is repeated. Accordingly, third resin layer 236 is formed in multi-layer unit 218 as illustrated in
(38) In mounting step S44, stage 52 is moved below mounting unit 26. In mounting unit 26, first electronic component 96 supplied by first tape feeder 110 is held by suction nozzle 118 of mounting head 112. As mounting head 112 moves by moving device 114, held first electronic component 96 is mounted in space 240 of multi-layer unit 218B, as illustrated in
(39) In mounting unit 26, second electronic component 98 supplied by second tape feeder 111 is held by suction nozzle 118 of mounting head 112. Held second electronic component 98 is mounted in space 240 of multi-layer unit 218A as mounting head 112 moves by moving device 114. At this time, each electrode (not illustrated) of second electronic component 98 faces the lower side and is connected to the upper surface of first circuit wiring 228 via second conductive adhesive 234. Multiple second electronic components 98 are mounted in space 240 of multi-layer unit 218A. Each of second electronic components 98 is in a state of being separated from third resin layer 236 forming the wall surface of space 240. Further, the upper surface of each second electronic component 98 is located below the upper surface of third resin layer 236.
(40) In mounting unit 26, probe pin 99 supplied from tray 201 is held by suction nozzle 118 of mounting head 112. Held probe pin 99 is mounted in space 240 of each of multi-layer units 218A and 218B as mounting head 112 moves by moving device 114. Accordingly, multiple probe pins 99 are mounted on respective multi-layer units 218A and 218B. A lower end of probe pin 99 is connected to the upper surface of second circuit wiring 232 via second conductive adhesive 234. An upper end of probe pin 99 is located above the upper surface of third resin layer 236.
(41) Thereafter, in mounting step S44, stage 52 is moved below heating section 214. In heating section 214, irradiation device 216 irradiates infrared rays onto base material 70. Accordingly, in each of multi-layer units 218A, 218B, and 218C, first conductive adhesive 224 and second conductive adhesive 234 are cured, and first electronic component 96, second electronic component 98, and probe pins 99 are fixed.
(42) (B-2) Unit Lay-Out Process
(43) Unit lay-out process P12 includes unit peeling step S50 and unit lay-out step S60. In unit peeling step S50, base material 70 is melted by heat or a solvent. Accordingly, multi-layer units 218A, 218B, and 218C are separated from base material 70.
(44) In unit lay-out step S60, as illustrated in
(45) In detail, intermediate multi-layer unit 218B is laid out on lower multi-layer unit 218A. At this time, the upper end portion of each probe pin 99 of lower multi-layer unit 218A is brought into contact with each conductive terminal 226 of intermediate multi-layer unit 218B, and is further inserted into each conductive terminal 226. Accordingly, lower multi-layer unit 218A is electrically connected to intermediate multi-layer unit 218B. Further, central space 240 of lower multi-layer unit 218A is closed by bottom surface 242 of intermediate multi-layer unit 218B. Accordingly, cavity portion 244 in which multiple second electronic components 98 are incorporated is formed in lower multi-layer unit 218A.
(46) Upper multi-layer unit 218C is laid out on intermediate multi-layer unit 218B. At this time, the upper end portion of each probe pin 99 of intermediate multi-layer unit 218B is brought into contact with each conductive terminal 226 of upper multi-layer unit 218C, and is further inserted into conductive terminal 226. Accordingly, intermediate multi-layer unit 218B is electrically connected to upper multi-layer unit 218C. Further, central space 240 of intermediate multi-layer unit 218B is closed by bottom surface 242 of upper multi-layer unit 218C. Accordingly, cavity portion 244 in which first electronic component 96 is incorporated is formed in intermediate multi-layer unit 218B.
(47) multi-layer units 218A, 218B, and 218C are integrated by a general method such as bonding, pressure bonding, or screw tightening (using an adhesive or a photocurable resin).
(C) Summary
(48) As described in detail above, in method 130 of manufacturing a three-dimensional multi-layer electronic device, three-dimensional multi-layer electronic device 246 is manufactured, so that a tact time and a cycle time of the manufacturing can be shortened.
(49) In the present embodiment, first electronic component 96, second electronic component 98, and probe pin 99 are examples of electronic components. Probe pin 99 is an example of a connection pin. Unit lay-out step S60 is an example of a cavity forming step. When multi-layer unit 218B is laid out on multi-layer unit 218A, multi-layer unit 218B is an example of an upper layer multi-layer unit, and multi-layer unit 218A is an example of a lower layer multi-layer unit. When multi-layer unit 218C is laid out on multi-layer unit 218B, multi-layer unit 218C is an example of an upper layer multi-layer unit, and multi-layer unit 218B is an example of a lower layer multi-layer unit.
(D) Modification Example
(50) The present disclosure is not limited to the above-described embodiments, and various modification examples can be made without departing from the spirit thereof. For example, in unit forming process P10, multi-layer units 218A, 218B, and 218C are collectively formed on base material 70. However, multi-layer units 218A, 218B, and 218C may be formed on (base material 70 of) a separate multi-layer unit forming device 10.
(51) Further, three-dimensional multi-layer electronic device 246 is configured by three multi-layer units 218, but may be configured by two or four or more multi-layer units. The number of multi-layer units constituting three-dimensional multi-layer electronic device 246 is determined from the viewpoint of the number of layers of circuit wiring, the number of connection layers of electronic components, the tact time, or the like.
(52) Further, in intermediate multi-layer unit 218B, the upper surface of first electronic component 96 is located below the upper surface of third resin layer 236, but may be located above the upper surface of third resin layer 236. However, in such a case, when upper multi-layer unit 218C is laid out on intermediate multi-layer unit 218B on bottom surface 242 of upper multi-layer unit 218C, a space facing space 240 in which first electronic component 96 is mounted is formed, and an upper portion of first electronic component 96 is accommodated in the space.
(53) Further, in formation of circuit wirings 228 and 232, sintering of the metal ink is performed by laser irradiation. However, the sintering of the metal ink may be performed collectively by a heating method using an electric furnace, an infrared heater, a hot plate or the like, depending on the type of the metal ink and a work size.
(54) Further, first conductive adhesive 224 is cured by ultraviolet rays and heating and second conductive adhesive 234 is cured by heating. However, first conductive adhesive 224 and second conductive adhesive 234 may be cured by a laser, a flash lamp, or the like.
(55) Further, in the above embodiment, it is possible to replace multi-layer unit 218B with a multi-layer unit in which an electronic component different from first electronic component 96 is incorporated, or replace multi-layer unit 218B with a multi-layer unit in which a circuit wiring of a wiring circuit pattern different from circuit wirings 228 and 232 is formed.
(56) In detail, for example, in unit lay-out step S60, instead of multi-layer unit 218B, multi-layer unit 218D illustrated in
(57) This point is also applied to multi-layer unit 218A. Further, in the embodiment, multi-layer unit 218C can be replaced with a multi-layer unit in which a circuit wiring having a wiring circuit pattern different from that of circuit wiring 228 is formed.
REFERENCE SIGNS LIST
(58) 96 first electronic component, 98 second electronic component, 99 probe pin, 130 method of manufacturing three-dimensional multi-layer electronic device, 218 multi-layer unit, 226 conductive terminal, 228 circuit wiring, 232 circuit wiring, 238 planned mounting position, 240 space, 242 bottom surface of multi-layer unit, 244 cavity portion, 246 three-dimensional multi-layer electronic device, 250 third electronic component, 252 circuit wiring, 254 three-dimensional multi-layer electronic device, P10 unit forming process, P12 unit lay-out process, S12 space forming step, S20 conductive terminal forming step, S40 mounting step, S60 unit lay-out step