LOCAL OSCILLATOR BUFFER

Abstract

A local oscillator buffer circuit comprises a complementary common-source stage comprising a first p-channel transistor (MCSP) and a first n-channel transistor (MCSN), arranged such that their respective gate terminals are connected together at a first input node, and their respective drain terminals of each of is connected together at a buffer output node. A complementary source-follower stage comprises a second p-channel transistor (MSFP) and a second n-channel transistor (MSFN), arranged such that their respective gate terminals are connected together at a second input node, and their respective source terminals are connected together at the buffer output node.

Claims

1. A local oscillator buffer circuit comprising: a complementary common-source stage comprising a first p-channel transistor and a first n-channel transistor, arranged such that a respective gate terminal of each of the first p-channel and n-channel transistors are connected together at a first input node, and a respective drain terminal of each of the first p-channel and n-channel transistors are connected together at a buffer output node; and a complementary source-follower stage comprising a second p-channel transistor and a second n-channel transistor, arranged such that a respective gate terminal of each of the second p-channel and n-channel transistors are connected together at a second input node, and a respective source terminal of each of the second p-channel and n-channel transistors are connected together at the buffer output node.

2. The local oscillator buffer circuit as claimed in claim 1, wherein a sum of the respective transconductances of the first p-channel transistor and the first n-channel transistor is substantially equal to a sum of the respective transconductances of the second p-channel transistor and the second n-channel transistor.

3. The local oscillator buffer circuit as claimed in claim 1, a sum of the respective transconductances of the first p-channel transistor and the first n-channel transistor is greater than a sum of the respective transconductances of the second p-channel transistor and the second n-channel transistor.

4. The local oscillator buffer circuit as claimed in claim 1, further comprising: a second complementary common-source stage comprising a third p-channel transistor and a third n-channel transistor, arranged such that a respective gate terminal of each of the third p-channel and n-channel transistors are connected together at a third input node, and a respective drain terminal of each of the third p-channel and n-channel transistors are connected together at a second buffer output node; and a second complementary source-follower stage comprising a fourth p-channel transistor and a fourth n-channel transistor, arranged such that a respective gate terminal of each of the fourth p-channel and n-channel transistors are connected together at a fourth input node, and a respective source terminal of each of the fourth p-channel and n-channel transistors are connected together at the second buffer output node; wherein the buffer circuit is arranged to receive a differential input comprising a positive input signal and a negative input signal, wherein the positive input signal is supplied to the first and fourth input nodes, and wherein the negative input signal is supplied to the second and third input nodes.

5. The local oscillator buffer circuit as claimed in claim 4, wherein a sum of the respective transconductances of the third p-channel transistor and the third n-channel transistor is substantially equal to a sum of the respective transconductances of the fourth p-channel transistor and the fourth n-channel transistor.

6. The local oscillator buffer circuit as claimed in claim 4, a sum of the respective transconductances of the third p-channel transistor and the third n-channel transistor is greater than a sum of the respective transconductances of the fourth p-channel transistor and the fourth n-channel transistor.

7. The local oscillator buffer circuit as claimed in claim 1, wherein a source terminal of the first p-channel transistor is connected to a positive supply rail, and wherein a source terminal of the first n-channel transistor is connected to a negative supply rail or ground.

8. The local oscillator buffer circuit as claimed in claim 1, wherein a drain terminal of the second n-channel transistor is connected to a positive supply rail, and wherein a drain terminal of the second p-channel transistor is connected to a negative supply rail or ground.

9. The local oscillator buffer circuit as claimed in claim 1, wherein the common-source stage comprises a bias resistor connected to the first input terminal.

10. The local oscillator buffer circuit as claimed in claim 9, wherein the bias resistor is arranged such that a first terminal of said bias resistor is connected to the input node of the common-source stage, and such that a second terminal of said bias resistor is connected to a common-source stage bias voltage.

11. The local oscillator buffer circuit as claimed in claim 9, wherein the bias resistor is arranged such that a first terminal of said bias resistor is connected to the input node of the common-source stage, and such that a second terminal of said bias resistor is connected to the buffer output node.

12. The local oscillator buffer circuit as claimed in claim 1, wherein the gate terminal of the second p-channel transistor is connected to a respective bias voltage via a first terminal of a respective bias resistor, optionally wherein a second terminal of said bias resistor is connected to a negative supply rail or ground.

13. The local oscillator buffer circuit as claimed in claim 1, wherein the gate terminal of the second n-channel transistor is connected to a respective bias voltage via a first terminal of a respective bias resistor, optionally wherein a second terminal of said bias resistor is connected to a positive supply rail.

14. The local oscillator buffer circuit as claimed in claim 1, wherein the common-source stage comprises an input capacitor, said input capacitor having a first terminal thereof connected to the respective gate terminals of the first p-channel and n-channel transistors.

15. The local oscillator buffer circuit as claimed in claim 14, wherein a second terminal of the input capacitor is connected to an input terminal arranged to receive the input signal for the common-source stage.

16. The local oscillator buffer circuit as claimed in claim 1, wherein the source-follower stage comprises respective first and second input capacitors, wherein the first input capacitor is connected to the gate terminal of the second n-channel transistor, and the second input capacitor is connected to the gate terminal of the second p-channel transistor.

17. The local oscillator buffer circuit as claimed in claim 16, wherein a second terminal of each of the first and second input capacitors of the source-follower stage is connected to an input terminal arranged to receive the input signal for the source-follower stage.

18. The local oscillator buffer circuit as claimed in claim 1, further comprising a load conductance connected to the buffer output node.

19. A radio communication circuit comprising: a frequency synthesizer arranged to generate a local oscillator signal comprising a positive local oscillator input signal and a negative local oscillator input signal; a local oscillator buffer circuit comprising: a complementary common-source stage comprising a first p-channel transistor and a first n-channel transistor, arranged such that a respective gate terminal of each of the first p-channel and n-channel transistors are connected together at a first input node arranged to receive the positive local oscillator input signal, and a respective drain terminal of each of the first p-channel and n-channel transistors are connected together at a buffer output node; and a complementary source-follower stage comprising a second p-channel transistor and a second n-channel transistor, arranged such that a respective gate terminal of each of the second p-channel and n-channel transistors are connected together at a second input node arranged to receive the negative local oscillator input signal, and a respective source terminal of each of the second p-channel and n-channel transistors are connected together at the buffer output node.

20. The radio communication circuit as claimed in claim 19, further comprising a frequency divider connected to the output of the LO buffer circuit.

21. The radio communication circuit as claimed in claim 20, wherein the frequency divider comprises a divide-by-two frequency divider arranged to receive positive and negative local oscillator signal outputs from the LO buffer and to generate four resultant signals: a positive in-phase LO signal; a negative in-phase LO signal; a positive quadrature LO signal; and a negative quadrature LO signal.

22. The radio communication circuit as claimed in claim 20, further comprising a frequency mixer arranged to receive the output of the frequency divider, optionally wherein the radio communication circuit comprises one or more mixer local buffers connected between the frequency divider and the frequency mixer.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0049] Certain embodiments of the present invention will now be described with reference to the accompanying drawings, in which:

[0050] FIG. 1 is a block diagram of a prior art LO chain;

[0051] FIG. 2 is a circuit diagram of a prior art CS LO buffer;

[0052] FIG. 3 is a circuit diagram of a prior art SF LO buffer;

[0053] FIGS. 4A and 4B are schematic diagrams illustrating the differential-mode and common-mode gains of a differential LO buffer;

[0054] FIGS. 5A and 5B are circuit diagrams of an LO buffer circuit in accordance with an embodiment of the present invention;

[0055] FIG. 6 is a graph showing the CMRR as a function of the mismatch in transconductance between the CS and SF stages;

[0056] FIG. 7 is a circuit diagram of a particular implementation of a differential LO buffer circuit in accordance with an embodiment of the present invention; and

[0057] FIG. 8 is a graph showing simulation results of the output phase error as a function of the input phase error.

DETAILED DESCRIPTION

[0058] FIG. 1 is a block diagram illustrating a typical prior art radio transceiver 1 comprising a differential LO chain 2 that includes an LO buffer 4. This differential LO chain 2 may, for example, be used in a high-performance radio transceiver. Typically, differential circuitry is used for LO generation in order to reduce the coupling of disturbances from the power supply (not shown) to the wanted LO signal.

[0059] The LO buffer 4 is provided within the differential LO distribution chain 2 to strengthen (i.e. to amplify) the incoming signal LO_IN_P, LO_IN_N provided by a frequency synthesizer (SX) 6. The LO buffer 4 provides these strengthened LO signals to the input of a frequency divider 8 (or to a bank of frequency dividers as appropriate). The frequency divider 8 divides the buffered LO signals into four signals, which are each passed through a respective I/Q mixer local buffer 10. The resultant buffered signals may be: an in-phase positive signal LO_OUT_IP; an in-phase negative signal LO_OUT_IN; an quadrature positive signal LO_OUT_QP; and an quadrature negative signal LO_OUT_ON. These signals (i.e. the outputs of the I/Q mixer local buffers 10) are then suitable for output to a transmitter and/or receiver (TX/RX) frequency mixer 12.

[0060] In arrangements in which the LO distribution line 3 (i.e. from the SX 6 to the LO chain 2) is sufficiently long (e.g. 1-2 mm), the signals LO_IN_P, LO_IN_N from the SX 6 may have significantly weakened in amplitude. The LO buffer 4 serves to ensure the proper operation of the frequency divider 8 and also to minimize the phase noise contribution of blocks following the LO buffer 4 to the overall LO generation noise budget. The lengthy LO line 3 can also gather unwanted disturbance and spurs to the receiving LO buffer 4 input via inductive or capacitive coupling.

[0061] In addition to amplifying the wanted differential LO input signal with low phase noise, it is desirable for the LO buffer 4 to attenuate any unwanted common-mode content at the input to the buffer 4 and to reduce possible phase errors generated in preceding LO line 3 and SX 6 to improve balance of the differential LO signal. Conventional topologies, known in the art per se, typically used for the LO buffer 4 are described below with reference to FIGS. 2 and 3 but these do not generally provide sufficient common-mode rejection characteristics.

[0062] FIG. 2 is a circuit diagram of a prior art LO buffer 104 based on a complementary MOS (CMOS) common-source (CS) amplifier stage 106, also known as CMOS inverter. For ease of reference, a single-ended version of the LO buffer 104 is shown, however in practice a fully or pseudo-differential implementation may be used for better performance.

[0063] The complementary CS stage 106 is constructed from a p-channel MOS transistor MCSP and an n-channel MOS transistor MCSN, arranged to form a CS amplifier.

[0064] Specifically, the source terminal of MCSP is connected to the positive supply rail Vdd, and the source terminal of MCSN is connected to ground gnd. The gate terminals of MCSP and MCSN are connected together at an input node 107 that receives a gate voltage VG, which is derived from the positive input voltage VINP, as discussed below. The drain terminals of MCSP and MCSN are connected together at an output node 109, which provides the negative output voltage VOUTN. In practice, a differential circuit using this topology would have another identical complementary CS stage in which the gates receive a voltage derived from the negative input voltage VINN (not shown) and provide the positive output voltage VOUTP (not shown).

[0065] The presented CS buffer 104 is AC coupled due to the input capacitor C.sub.in_cs, which is positioned between the terminal that receives the positive input voltage VINP and the node connected to the gate terminals of MCSP and MCSN. This capacitor C.sub.in_cs allows the wanted RF LO signal to pass into the buffer 104 while blocking DC signals.

[0066] In the complementary CS-based buffer 104 of FIG. 2, the gates of the NMOS/PMOS transistors MCSN/MCSP are DC biased with a resistor R.sub.bias_in to a voltage V.sub.bias_cs close to the half of the supply voltage (Vdd), i.e. Vdd/2.

[0067] The gain of the complementary CS buffer for small input signals can be approximately calculated as per Equation 1 below:

[00001]$\begin{array}{cc}\mathrm{Gain}\mathrm{of}\mathrm{the}\mathrm{CS}\mathrm{buffer}\mathrm{for}\mathrm{small}\mathrm{input}\mathrm{signals}& \\ G=\frac{V_{\mathrm{OUTN}}}{V_{\mathrm{INP}}}\approx -\frac{g_{\mathrm{m\_CSP}}+g_{\mathrm{m\_CSN}}}{Y_L+g_{\mathrm{ds\_CSP}}+g_{\mathrm{ds\_CSN}}}& \mathrm{Equation}1\end{array}$

where g.sub.m_CSP and g.sub.m_CSN are the small-signal transconductances of the PMOS/NMOS transistors MCSP and MCSN respectively; and g.sub.ds_CSP and g.sub.ds_CSN are their corresponding small-signal output conductances. Additionally, Y.sub.L is the admittance of the load that the LO buffer 104 is driving.

[0068] The gain of the complementary CS buffer 104 is negative-signed and it thus inverts the incoming LO RF signal to its output.

[0069] FIG. 3 illustrates simplified schematic of LO buffer 204 based on a CMOS source-follower (SF) amplifier stage 206. Again, for ease of illustration, a single-ended version of the LO buffer 204 is shown, but a fully or pseudo-differential implementation is generally preferred for better performance.

[0070] The complementary SF stage 206 is constructed from a p-channel MOS transistor MSFP and an n-channel MOS transistor MSFN, arranged to form a complementary SF amplifier. Specifically, the drain terminal of MSFN is connected to the positive supply rail Vdd, and the drain terminal of MSFP is connected to ground gnd.

[0071] The gate terminals of MSFP and MSFN are each connected to an input node 207 that receives the negative input voltage VINN via respective input capacitors C.sub.in_sfp and C.sub.in_sfn. These capacitors C.sub.in_sfp, C.sub.in_sfn provide the SF buffer stage 206 with AC coupling at the input, thus allowing only the wanted RF LO signal to pass into the buffer 204.

[0072] Additionally, in the complementary SF stage 206 of the buffer 204, the gate terminals of the transistors MSFN and MSFP are DC biased with dedicated respective resistors Rbiasn and Rbiasp. These resistors Rbiasn and Rbiasp are connected between the gate terminal of the corresponding transistor MSFN, MSFP and the dedicated bias voltage, V.sub.bias_sfn and V.sub.bias_sfp, respectively.

[0073] The gain of the SF buffer for small input signals can be approximately calculated as per Equation 2 below:

[00002]$\begin{array}{cc}\mathrm{Gain}\mathrm{of}\mathrm{the}\mathrm{SF}\mathrm{buffer}\mathrm{for}\mathrm{small}\mathrm{input}\mathrm{signals}& \\ G=\frac{V_{\mathrm{OUTN}}}{V_{\mathrm{INN}}}\approx \frac{g_{\mathrm{m\_SFP}}+g_{\mathrm{m\_SFN}}}{Y_L+g_{\mathrm{m\_SFP}}+g_{m\mathrm{\_SFN}}}& \mathrm{Equation}2\end{array}$

where g.sub.m_SFP and g.sub.m_SFN are small-signal transconductances of MSFP and MSFN respectively, and Y.sub.L is the admittance of the load that the LO buffer 204 is driving.

[0074] Note that in Equation 2 above, it is assumed that the output conductances of the transistors MSFP, MSFN are much smaller than their transconductances and can thus be omitted.

[0075] The gain of the complementary SF-based buffer 204 is positive-signed and thus the output signal VOUTN of the buffer at the output node 209 is approximately in-phase with the incoming input signal at node VINN. In practice, a differential circuit using this complementary SF-based topology would have another identical complementary SF stage in which the gates receive a voltage derived from the positive input voltage VINP (not shown) and provide the positive output voltage VOUTP (not shown).

[0076] FIGS. 4A and 4B are schematic diagrams illustrating the differential-mode and common-mode gains of a differential LO buffer 302, e.g. of a type generally suitable for use as the LO buffer 4 in the LO chain 2 arrangement of FIG. 1. A simple differential LO buffer can be constructed for example by having two CMOS CS buffers of FIG. 2 or two CMOS SF buffers of FIG. 3 arranged in a pseudo-differential configuration, in a manner known in the art per se.

[0077] The differential-mode (DM) gain G.sub.DM can be readily understood with reference to FIG. 4A and is a desirable feature for the LO buffer 302. This DM gain G.sub.DM should be maximized in order to strengthen the desired differential LO signal and thus maximize the signal to phase noise ratio in the subsequent LO chain.

[0078] On the contrary, the gain G.sub.CM for common-mode (CM) signals at the input of the LO buffer 302, which can be understood with reference to FIG. 4B, should be minimized in order to reject common-mode signals propagating to the subsequent LO blocks. For example, strong common-mode content in differential LO signal at the input of a frequency divider (e.g. the frequency divider 6 of FIG. 1) can cause unwanted phase errors at the divider output which will degrade image rejection of a subsequent mixer (e.g. the mixer 12 of FIG. 1). Furthermore, common-mode spurs propagated throughout the whole LO chain can cause unwanted mixing products to appear at the mixer output thus degrading the performance of the mixer.

[0079] Due to the issues outlined above, the common-mode rejection ratio (CMRR) of an LO buffer in high-performance transceiver should be as high as possible, where CMRR=|G.sub.DM/G.sub.CM|. However, this is not a property of conventional arrangements known in the art per se. For example, a simple pseudo-differential LO buffer constructed of a single-ended CMOS CS buffer in each of the differential branches does not, in practice, have any common-mode rejection because the gains for differential and common-mode signals are equal (i.e. G.sub.DM=G.sub.CM), where these gains are given by Equation 1.

[0080] One simple way of trying to improve LO buffer CMRR that is used in conventional approaches is to use a differential pair arrangement with a fixed tail bias current source and resistive or inductive loads. Such an approach is generally known as a current-mode logic (CML) buffer topology. However, the common-mode rejection capability of a current-biased differential pair is severely limited at high frequencies and using especially resistive loads for the buffer makes such an approach ill-suited for low-voltage design.

[0081] Thus, a differential or pseudo-differential buffer with different gains for DM and CM signals and suitability for low-voltage CMOS design is of interest.

[0082] FIGS. 5A and 5B are circuit diagrams of a CMOS LO buffer 404 with high common-mode rejection capability in accordance with an embodiment of the present invention. Each of FIGS. 5A and 5B show only one half of a fully differential implementation, however each of the two arrangements is identical, except for the signals input and output from each, as outlined below. The arrangements in FIGS. 5A and 5B are arranged in a pseudo-differential arrangement in order to achieve fully differential operation.

[0083] As can be seen in FIG. 5A, ‘first half’ of the LO buffer 404 has both a complementary common-source gain stage 406 and a complementary source-follower gain stage 408 driving the output load Y.sub.L in parallel. The input of the SF gain stage 408 is driven at its input node 411 with a signal that is inverted compared to the signal provided at the input node 407 of the CS gain stage 406. Specifically, the positive LO input voltage VINP is provided to the input of the CS gain stage 406 and the negative LO input voltage VINN is provided to the input of the SF gain stage 408. In a differential implementation, the inverted signal VINN is readily available due to the inherent nature of differential circuitry. This first half of the buffer 404 provides the negative LO output signal VOUTN at its output node 409 (i.e. the phase of the first half matches the phase of the input to the SF gain stage 408 and is opposite to the phase of the input to the complementary CS gain stage 406).

[0084] The ‘second half’ of the fully differential LO buffer 404 can be seen in FIG. 5B and is identical in structure to the first half of FIG. 5A, except that the negative LO input voltage VINN is provided at the input node 413 of the second complementary CS gain stage 410 and the positive LO input voltage VINP is provided at the input node 417 of the second complementary SF gain stage 412, where the signal at the output node 415 of this ‘flipped’ circuit is the positive LO output signal VOUTP.

[0085] The negative output signal VOUTN of the buffer 404 for small input signals can be approximately calculated as per Equation 3 below:

[00003]$\begin{array}{cc}\mathrm{The}\mathrm{negative}\mathrm{output}\mathrm{signal}\mathrm{VOUTN}\mathrm{of}\mathrm{the}\mathrm{buffer}404\mathrm{for}\mathrm{small}\mathrm{input}& \\ V_{\mathrm{OUTN}}\approx \frac{\begin{array}{c}\left(g_{\mathrm{m\_SFP}}+g_{\mathrm{m\_SFN}}\right)V_{\mathrm{INN}}-\\ \left(g_{\mathrm{m\_CSP}}+g_{\mathrm{m\_CSN}}\right)V_{\mathrm{INP}}\end{array}}{Y_L+g_{\mathrm{m\_SFP}}+g_{m\mathrm{\_SFN}}+g_{\mathrm{ds\_CSP}}+g_{\mathrm{ds\_CSN}}}& \mathrm{Equation}3\end{array}$

[0086] Assuming that the transconductances g.sub.m_SFP and g.sub.m_SFN of the complementary SF stage transistors MSFP and MSFN are much larger than the output conductances g.sub.ds_CSP and g.sub.ds_CSN, Equation 3 simplifies as per Equation 4 below:

[00004]$\begin{array}{cc}\mathrm{Simplification}\mathrm{of}\mathrm{the}\mathrm{negative}\mathrm{output}\mathrm{signal}\mathrm{VOUTN}\mathrm{of}\mathrm{the}\mathrm{buffer}404\mathrm{for}\mathrm{small}\mathrm{input}\mathrm{signals}& \\ V_{\mathrm{OUTN}}\approx \frac{\begin{array}{c}\left(g_{\mathrm{m\_SFP}}+g_{\mathrm{m\_SFN}}\right)V_{\mathrm{INN}}-\\ \left(g_{\mathrm{m\_CSP}}+g_{\mathrm{m\_CSN}}\right)V_{\mathrm{INP}}\end{array}}{Y_L+g_{\mathrm{m\_SFP}}+g_{m\mathrm{\_SFN}}}& \mathrm{Equation}4\end{array}$

[0087] With respect to the other half of the differential circuitry (i.e. the second half shown in FIG. 5B) and making the same assumption regarding the transconductances and output conductances, the positive output signal VOUTP of the LO buffer 404 for small input signals can be approximated as per Equation 5 below:

[00005]$\begin{array}{cc}\mathrm{Simplification}\mathrm{of}\mathrm{the}\mathrm{positive}\mathrm{output}\mathrm{signal}\mathrm{VOUTP}\mathrm{of}\mathrm{the}\mathrm{buffer}404\mathrm{for}\mathrm{small}\mathrm{input}\mathrm{signals}& \\ V_{\mathrm{OUTP}}\approx \frac{\begin{array}{c}\left(g_{\mathrm{m\_SFP}}+g_{\mathrm{m\_SFN}}\right)V_{\mathrm{INP}}-\\ \left(g_{\mathrm{m\_CSP}}+g_{\mathrm{m\_CSN}}\right)V_{\mathrm{INN}}\end{array}}{Y_L+g_{\mathrm{m\_SFP}}+g_{m\mathrm{\_SFN}}}& \mathrm{Equation}5\end{array}$

[0088] From Equations 4 and 5, it is possible to solve the gains for a differential signal (VINP−VINN) and for a common-mode signal (VINP+VINN) at the input of the buffer 404. The differential signal gain G.sub.DM is given as per Equation 6 below:

[00006]$\begin{array}{cc}\mathrm{Differential}\mathrm{signal}\mathrm{gain}{G}_{\mathrm{DM}}\mathrm{of}\mathrm{the}\mathrm{buffer}404& \\ G_{\mathrm{DM}}=\frac{V_{\mathrm{OUTP}}-V_{\mathrm{OUTN}}}{V_{\mathrm{INP}}-V_{\mathrm{INN}}}=\frac{\left(g_{\mathrm{m\_SFP}}+g_{\mathrm{m\_SFN}}\right)+\left(g_{\mathrm{m\_CSP}}+g_{\mathrm{m\_CSN}}\right)}{Y_L+g_{\mathrm{m\_SFP}}+g_{m\mathrm{\_SFN}}}& \mathrm{Equation}6\end{array}$

[0089] Conversely, the common-mode signal gain G.sub.CM is given as per Equation 7 below:

[00007]$\begin{array}{cc}\mathrm{Common}\text{-}\mathrm{mode}\mathrm{signal}\mathrm{gain}{G}_{\mathrm{CM}}\mathrm{of}\mathrm{the}\mathrm{buffer}404& \\ G_{\mathrm{CM}}=\frac{V_{\mathrm{OUTP}}+V_{\mathrm{OUTN}}}{V_{\mathrm{INP}}+V_{\mathrm{INN}}}=\frac{\left(g_{\mathrm{m\_SFP}}+g_{\mathrm{m\_SFN}}\right)-\left(g_{\mathrm{m\_CSP}}+g_{\mathrm{m\_CSN}}\right)}{Y_L+g_{\mathrm{m\_SFP}}+g_{m\mathrm{\_SFN}}}& \mathrm{Equation}7\end{array}$

[0090] It can be seen from Equation 7 that by setting the sums of the transconductances of each complementary stage to be identical such that g.sub.m_SFP+g.sub.m_SFN=g.sub.m_CSP+g.sub.m_CSN, the common-mode signal gain G.sub.CM can be reduced ideally to zero, resulting in perfect cancellation of common-mode signals at output as per Equations 8 and 9 below:

[00008]$\begin{array}{cc}\mathrm{Differential}\mathrm{signal}\mathrm{gain}{G}_{\mathrm{DM}}\mathrm{of}\mathrm{the}\mathrm{buffer}404\mathrm{when}\mathrm{the}\mathrm{sums}\mathrm{of}\mathrm{the}\mathrm{transconductances}\mathrm{in}\mathrm{the}\mathrm{CS}\mathrm{and}\mathrm{SF}\mathrm{stages}\mathrm{are}\mathrm{equal}& \\ G_{\mathrm{DM}}\left\{g_{m_{\mathrm{SFP}}}+g_{m_{\mathrm{SFN}}}=g_{m_{\mathrm{CSP}}}+g_{m_{\mathrm{CSN}}}\right\}=\frac{2\left(g_{\mathrm{m\_CSP}}+g_{\mathrm{m\_CSN}}\right)}{Y_L+g_{\mathrm{m\_SFP}}+g_{m\mathrm{\_SFN}}}& \mathrm{Equation}8\\ \mathrm{Common}\text{-}\mathrm{mode}\mathrm{signal}\mathrm{gain}{G}_{\mathrm{CM}}\mathrm{of}\mathrm{the}\mathrm{buffer}404\mathrm{when}\mathrm{the}\mathrm{sums}\mathrm{of}\mathrm{the}\mathrm{transconductances}\mathrm{in}\mathrm{the}\mathrm{CS}\mathrm{and}\mathrm{SF}\mathrm{stages}\mathrm{are}\mathrm{equal}& \\ G_{\mathrm{CM}}\left\{g_{m_{\mathrm{SFP}}}+g_{m_{\mathrm{SFN}}}=g_{m_{\mathrm{CSP}}}+g_{m_{\mathrm{CSN}}}\right\}=0& \mathrm{Equation}9\end{array}$

[0091] Thus with the LO buffer 404 in accordance with embodiments of the present invention, by designing the sum of transconductances of the complementary source-follower stages 408, 412 to be equal to the sum of transconductances of the complementary common-source stages 406, 410 it is possible to simultaneously achieve gain for the wanted differential signal and to reject the unwanted common-mode signal.

[0092] FIG. 6 is a graph that demonstrates the calculated achievable CMRR in decibels as a function of the mismatch in the complementary SF and CS gain stage transconductances according to Equations 6 and 7. Even with a 25% mismatch, a CMRR greater than 17 dB may be possible. It should be noted, however, that the practical achievable CMRR may also be limited by the capacitive effects of the real buffer circuitry which are not considered in the presented simplified equations.

[0093] FIG. 7 shows an adapted implementation of the LO buffer 504 with high common-mode rejection, where FIG. 7 shows the complete fully differential arrangement. Components having like reference numerals and labels correspond in structure and function to those described previously.

[0094] In this arrangement each of the complementary common-source gain stages 506, 512 is self-biased with a biasing resistor R.sub.biasin placed in feedback over the CS gain stage 506, 512, i.e. connected between the input and output nodes of the CS gain stage 506, 512.

[0095] In addition, in order to simplify the biasing of each of the complementary source-follower stages 508, 510, the gate terminals of the NMOS and PMOS devices of the SF stage 508, 510 are connected to the positive power supply Vdd and to ground gnd, respectively. To achieve optimal common-mode rejection performance, the sizes of the MOS devices are selected so that the sum of transconductances in the complementary CS and complementary SF stages are equal (i.e. g.sub.m_SFP+g.sub.m_SFN=g.sub.m_CSP+g.sub.m_CSN), as outlined previously.

[0096] It will, of course, be appreciated that other biasing arrangements are also possible.

[0097] It can be seen that embodiments of the present invention may provide a significant improvement for the common-mode rejection of the LO buffer used as a part of LO chain, e.g. in a high-performance transceiver. The attenuation of common-mode signals in the LO buffer results in smaller phase errors in the subsequent frequency dividers which in turn improves image-rejection or harmonic-rejection capability of RF mixers in the receiver (RX) and transmitter (TX) paths. In addition, the rejection of common-mode signals in the LO chain reduces generation of unwanted spurs and sidebands at the output of the RF mixers.

[0098] The LO buffer topology of the present invention is well-suited for integration in modern CMOS fabrication processes that utilise low power supply voltages since it uses simple CMOS gain stages that can support rail-to-rail CMOS level signals. This is a benefit compared to prior art LO buffers such as those implemented with CML, which necessitate higher supply voltages especially if resistive loads for the buffers are used.

[0099] The phase-error correcting function of the present LO buffer is also of particular benefit, as is demonstrated with the transistor-level circuit simulation results shown in FIG. 8. In particular, in the simulation illustrated in FIG. 8, the phase error of the differential LO input signal is swept across a range from −45° to +45°. Input phase error is defined here as the deviation of the phase differential between the positive (VINP) and negative (VINN) branches of the LO signal from the ideal 180° phase shift between these. For example, a +10° phase error corresponds to a 190° phase shift between the two differential input signal branches VINP, VINN.

[0100] It can be seen from FIG. 8 that in the example simulation case the proposed LO buffer can correct an input phase error of approximately ±45° to a significantly reduced output phase error of approximately ±5°. The simulated common-mode rejection ratio for the example buffer was approximately 20 dB.

[0101] Thus it will be appreciated that embodiments of the present invention provide a buffer circuit, and a radio communication circuit comprising the same within an LO chain, that provides significant improvements in the common-mode rejection and phase error correction characteristics when compared to conventional LO buffers.

[0102] While specific embodiments of the present invention have been described in detail, it will be appreciated by those skilled in the art that the embodiments described in detail are not limiting on the scope of the claimed invention.