Fully integrated oscillator for ultra low voltage applications with quadrupled voltage and low phase noise

Abstract

A self-operating oscillator which increases an input DC voltage by a coefficient factor of 4 or more is provided. The self-operating oscillator includes a primary LC tank pair, a secondary LC tank pair, and a switch pair. The primary and the secondary LC tank provide a differential sinusoidal output voltage which corresponds to high amplitude, low phase noise and high purity.

Claims

1. A fully integrated oscillator for ultra low voltage applications, wherein the fully integrated oscillator comprises a primary LC tank pair, a secondary LC tank pair, and a switch pair, wherein: the primary LC tank pair comprises a first primary LC tank and a second primary LC tank, wherein each of the first primary LC tank and the second primary LC tank comprises a primary tank circuit, wherein the primary LC tank pair has a differential sinusoidal AC signal pair, wherein the primary tank circuit is formed of a primary inductor and a primary capacitor parallel to the primary inductor in order to provide negative resistance for the primary LC tank pair to create two output signals having a fixed oscillation amplitude and a frequency with 180° phase deviation; wherein the first primary LC tank of the primary LC tank pair is connected between a primary switch and an input supply and the second primary LC tank is connected between a second switch and the input supply; a bypass capacitor is connected between the primary switch and the second switch of the primary LC tank pair, the bypass capacitor changes an output signal frequency and amplitude of the primary LC tank pair, and the bypass capacitor has half wave oscillations due to an NMOS and the NMOS is earthed; the secondary LC tank pair comprises a first secondary LC tank and a second secondary LC tank, wherein each of the first secondary LC tank and the second secondary LC tank comprises a secondary tank circuit, wherein the secondary tank circuit is formed of a secondary inductor and a secondary capacitor parallel to the secondary inductor, wherein a first secondary LC tank is connected between a drain of a first NMOS and a gate of a second NMOS, and a second secondary LC tank is connected between a drain of the second NMOS and a gate of the first NMOS; the secondary LC tank pair comprises two second inductors and two second capacitors, wherein an output voltage of the secondary LC tank pair is operated as a NMOS switch gate voltage in order to control an oscillator operation, wherein the output voltage of the secondary LC tank pair cooperates with the primary LC tank pair, wherein an output formed between a gate of the NMOS and a drain of the NMOS is a parallel combination of the secondary capacitor and the secondary inductor to form full sinusoidal wave oscillations, and the full sinusoidal wave oscillations increase an amplitude of the output voltage to be four times of an amplitude of an input voltage, and increase an output power capacity and reduce a phase noise, each of the switch pair is connected to the primary tank circuit of each one of the primary LC tank pair in order to provide negative resistance to protect the fixed oscillation amplitude and the frequency, and each of the switch pair is implemented with each of the first NMOS and the second NMOS, and the switch pair further comprises controlled switching devices; wherein the primary capacitor is provided via parasitic capacitances of peripheral circuits, wherein the parasitic capacitances comprise a capacitance of a node connecting the primary tank circuit to the secondary tank circuit.

2. The fully integrated oscillator according to claim 1, wherein the primary tank circuit is serially connected to the secondary tank circuit at a peak amplitude of an output node of the primary tank circuit to quadruple the input voltage.

3. The fully integrated oscillator according to claim 1, wherein the NMOS is formed of a cross connected NMOS pair acting as a negative resistance generator.

4. The fully integrated oscillator according to claim 3, wherein the cross connects the switch pair, controls the primary LC tank pair and the secondary LC tank pair, wherein the primary LC tank pair and the secondary LC tank pair operate synchronously.

5. The fully integrated oscillator according to claim 1, wherein the switch pair has high voltage switching control, completely closes the NMOS by using a negative peak point of the secondary LC tank pair, and reduces leakage in order to reduce power losses and improve oscillation performance.

6. The fully integrated oscillator according to claim 1, wherein the primary LC tank pair and the secondary tank pair each has at least two active components, wherein the active components are control switches used together with the NMOS.

7. The fully integrated oscillator according to claim 1, wherein the primary LC tank pair and the secondary tank pair each has at least two active components, wherein the active components comprises at least two of the primary inductor related with the primary LC tank pair and a capacitor-inductor pair related to each of the secondary LC tank pair and wherein additional components of the active components are used in order to change frequency and amplitude characteristics of the fully integrated oscillator.

8. The fully integrated oscillator according to claim 1, wherein the output of the secondary LC tank pair is connected to an active NMOS device gate terminal.

9. The fully integrated oscillator according to claim 1, wherein an oscillation frequency ability of the fully integrated oscillator is less than 1 GHz.

10. The fully integrated oscillator according to claim 1, wherein the primary LC tank pair and the secondary LC tank pair are serially connected, and the input voltage is quadrupled following a switching off of a corresponding NMOS of the fully integrated oscillator.

11. The fully integrated oscillator according to claim 1, wherein the fully integrated oscillator has only one power supply from the input supply.

12. The fully integrated oscillator according to claim 1, wherein the primary inductor and switches for the primary capacitor are changed with the parasitic capacitances in integrated designs.

13. The fully integrated oscillator according to claim 1, wherein the fully integrated oscillator comprises two NMOSs.

14. The fully integrated oscillator according to claim 1, wherein the fully integrated oscillator is implemented in a 180 nm CMOS technology, wherein the fully integrated oscillator operates automatically with a low input voltage as low as 0.09 V in order to sustain oscillations having amplitudes of 0.36 V.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) The figures have been used in order to further disclose the oscillator developed by the present invention which has low phase noise and which quadruples voltage and which is fully integrated for ultra low voltage applications and the figures have been described below:

(2) FIG. 1 shows the LC tank based oscillator which quadruples the voltage.

(3) FIGS. 2A-2E each shows a half circuit analysis of the primary oscillator.

(4) FIGS. 3A-3F each shows a half circuit analysis of the secondary oscillator.

(5) FIGS. 4A-4C show characteristic curves relating to the LC tank which quadruples the voltage.

DETAILED DESCRIPTION OF THE EMBODIMENTS

(6) Fully Integrated voltage quadrupling and low phase noise oscillator for ultra low voltage applications developed with this invention consists of a novel oscillator circuit design which produces a sinusoidal signal output with at least quadrupled peak-to-peak amplitude compared to the input DC voltage supply.

(7) Various terms to better describe the fully integrated oscillator for ultra low voltage applications which quadruples voltage and has low phase noise have been presented and disclosed below.

(8) Terminology: C: Capacitor L: Inductor C.sub.0: Optional bypass capacitor C.sub.1: Primary capacitor C.sub.2: Secondary capacitor L.sub.1: Primary inductor L.sub.2: Secondary inductor NMOS: N-channel MOSFET's V.sub.DD: Positive supply voltage (input source) CLK1: oscillator output node 1 CLK2: oscillator output node 2 N1: The first of the N-channel MOSFET pair N2: The second of the N-channel MOSFET pair C.sub.L: Load capacitor (C-load) R.sub.L: Load resistance parallel with the load capacitor (R-load) LC: (Inductor-Capacitor) formed of an inductor and capacitor

(9) The present invention has been described in detail below.

(10) The fully integrated oscillator developed by the present invention for ultra low voltage applications which quadruples voltage and has low phase noise is formed of an oscillator. The oscillator, comprises an LC tank comprising a primary LC tank and a secondary LC tank, a cross connected switch pair which can be implemented with a pair of N-channel MOSFET's (NMOS), and self-generated signals having different duty cycles and a high voltage switch control.

(11) The oscillator has desirable characteristic features such as low phase noise and frequency stability in addition to high output voltage amplitude. Therefore, the aim of the invention is reached by means of the two LC oscillators (primary and secondary) which operate in synchronization with each other and which are controlled by a pair of cross connected switch pairs. As shown in FIG. 1, the control switches can be used with N-channel MOSFET's (NMOS). The input (V.sub.DD) in FIG. 1 is the input supply voltage. (CLK1) and (CLK2) represent two output sinusoidal signals having 180° phase offset relative to each other. The negative resistance of the cross connected differential NMOS pair, compensate the real losses received from passive components. C.sub.0 is an optional bypass capacitor to modify the amplitude and frequency characteristics of the primary oscillator. The capacitor (C.sub.1) of the primary oscillator can be replaced with the parasitic capacitance of inductors and switches in integrated designs and it does not have to be an explicit capacitor. The parallel combination of C.sub.2 with L.sub.2 forms the secondary LC tank.

(12) A detailed description of an invention is presented with model based circuit analysis. The basic working mechanism of the primary LC tank is analyzed through FIG. 2A-2E. A capacitor stores energy in the form of electrical charge, which generates a voltage across it. An inductor stores energy in its magnetic field, depending on the current through it. The inductor peak current with fully discharged C.sub.1 capacitor leads to convey input voltage (V.sub.DD) to node A in FIGS. 2A-2E. If N2 is off and C.sub.1 is fully charged as shown in FIG. 2A, then current will start to flow through the inductor, reducing the A voltage and building up a magnetic flux on L.sub.1. Eventually C.sub.1 is discharged, and voltage across it reaches zero. But the current will continue to flow as shown in FIG. 2B, because the current through an inductor cannot change instantaneously. Now the voltage at node A is V.sub.DD. The current starts to charge the capacitor in opposite polarity to its initial state. If N2 is ON just after the start of capacitor charging, the capacitor will directly connect to the ground and charge to V.sub.DD instantly. Once the magnetic field is completely dissipated, the current through the inductor will be zero as illustrated in FIG. 2C. The current will start to flow in the opposite direction through the inductor due to the voltage across it (presence of the charged capacitor in parallel). Since N2 is still ON, the current will be sourced by the input power source. This inductor current is stored as energy in form of magnetic field at L.sub.1. Once N2 is off, C.sub.1 starts to discharge through the L.sub.1. When current through L.sub.1 reaches its peak, C.sub.1 is fully discharged as shown in FIG. 2D. Therefore, the inductor will store energy from C.sub.1 capacitor and energy from input source (V.sub.DD) simultaneously. At this instant, voltage at node A is V.sub.DD. The zero voltage across the C.sub.1 capacitor causes the current through L.sub.1 to stop, but L.sub.1 resists change in its current, so the reduction of current is gradual. Therefore, current will continue in the same direction, but will decrease as the L.sub.1 magnetic flux discharges through the C.sub.1 capacitor. This inductor current will charge the C.sub.1 capacitor to ˜2V.sub.DD, which will result in ˜3V.sub.DD at node A as illustrated in FIG. 2E. Then the cycle will begin again, with the reverse current through the inductor.

(13) The secondary LC tank half circuit model analysis is shown in FIG. 3. Since CLK1 (oscillator output node) and node A has different zero-crossing as illustrated in FIG. 4A, the peak current through the L.sub.2 inductor does not coincide with the L.sub.1 peak current, as depicted in FIG. 4B. The current from N2 drain to primary LC tank inductor is assumed negative in the figure, while current from N2 drain to C.sub.2 and L.sub.2 is positive. The L.sub.2 peak current is synchronized with the C.sub.2 peak current, but is opposite in direction as illustrated in FIG. 4A. The zero voltage across the capacitor C.sub.2 due to fully discharged state causes it to start charging. At this instant voltage levels at nodes A and CLK1 are equal (ground). The simultaneous zero current through L.sub.2 and C.sub.2 results in minimum voltage at the output. Once, N2 is off and C.sub.L, C.sub.2 are fully charged as shown in FIG. 3A, voltage at node A<CLK1. Then C.sub.2 and C.sub.L will discharge through L.sub.2 and R.sub.L, while accumulating magnetic energy in L.sub.2. Since C.sub.2 is discharging, this current will not flow into the primary LC tank. The fully discharged C.sub.2 and C.sub.L conduct the maximum L.sub.2 current by delivering zero voltage at node A and CLK1 as in FIG. 3B. Then L.sub.2 starts to contribute to the current in the same direction, and starts to charge the capacitors. Since N2 is switched on, some portion of the current flows through NMOS, and sinks to the ground. Finally, capacitors charge as shown in FIG. 3C, and create the minimum voltage at CLK1 (≤−2V.sub.DD). Then C.sub.2 starts to discharge through L.sub.2 inductor while C.sub.L is charging as shown in FIG. 3D. Simultaneously, since the primary LC tank capacitor is fully charged, L.sub.1 inductor current is flowing through L.sub.2 due to the negative voltage at CLK1 with respect to the ground connection at NMOS drain. The fully discharged C.sub.L and C.sub.2 stop the current loop while the grounded voltage at node A is conveyed to CLK1. Since the inductor resists change in current, L.sub.2 starts to discharge the magnetic energy by producing current in the same direction. This current will start to charge the capacitors, but the current through C.sub.2 capacitor will sink to ground due to N2 ON condition (A=0V) as shown in FIG. 3D. Once voltage increases at CLK1, the majority of current starts to flow through the load and C.sub.2 current will reduce with switched off N2 as shown in FIG. 3E. Therefore, C.sub.L current will be maximum and will increase CLK1 voltage. The increase in CLK1 voltage with respect to node A decreases the C.sub.L current and allows increase of C.sub.2 current in the same direction again. Once C.sub.L is fully charged (C.sub.L current is zero), the voltage at CLK1 is at maximum as shown in FIG. 3F with secondary peak current through the C.sub.2 as illustrated in FIG. 4B. Then C.sub.L and C.sub.2 start to discharge through L.sub.2 inductor while reducing the voltage at CLK1. This loop will continue until disconnection at the external power source (V.sub.DD). The voltage across C.sub.2 capacitor varies from −2V.sub.DD to 2V.sub.DD with respect to node A as shown in FIG. 4C. When CLK1 voltage peaks, C.sub.2 voltage is ≤2V.sub.DD and ≥V.sub.DD according to C.sub.2 capacitance. Higher C.sub.2 capacitance will produce higher CLK1 voltage due to lower C.sub.2 impedance and higher time constant. On the other hand, increase in C.sub.L causes reduction in the peak CLK1 voltage, resulting in reduction in the current passing through C.sub.2.

(14) Low phase noise is one of the main criteria for an oscillator design in several low power applications such as wireless and wired communication, charge pump clock signals, data converters and sensors. The low noise oscillator is an advantage for any kind of clocked system in terms of performance. A general definition relating to the phase noise of an oscillator is provided with the Leeson formula according to equation (1):

(15) $\begin{array}{cc}L\left(\Delta \omega \right)=10\log \left\{\frac{2\mathrm{FkT}}{P_{\mathrm{sig}}}\left(1+{\left(\frac{{\omega }_0}{2Q\Delta \omega }\right)}^2\right)\right\},& \left(1\right)\end{array}$

(16) wherein (T) is heat by Kelvin, (ω.sub.0) is oscillation frequency, (Q) is tank quality factor, (AU)) is the offset from the carrier, (Psig) is the signal power, (F) is a constant (noise factor) and (k) is the Boltzmann constant. In the present invention the described oscillator, has low phase noise even under low load resistance due to the high output amplitude which causes high signal power. For example, an embodiment of the circuit described, provides −180 dBc/Hz phase noise at a frequency offset of 1-MHz in relation to the 2 kΩ (R.sub.L) and 10 pF (C.sub.L) parallel RC load at the 0.2 V DC input.

(17) The present invention provides a VCO implementation which is suitable for low voltage and low power operation. The performance of the oscillator has been significantly improved in terms of input voltage, voltage amplitude gain, low phase noise, oscillation purity and high output power capacity by the addition of a secondary LC tank to the primary LC tank. Therefore, the implemented design improves the performance of applications such as low noise energy transfer, quality frequency synthesis, improved phase lock loop and low voltage energy harvesting. An implementation of the LC tank in 180 nm CMOS technology can self-start with input voltage as low as 0.09 V to successfully sustain the oscillations with an amplitude of 0.36 V. The LC tank which quadruples the applied voltage, is suitable for generating sinusoidal signals from input voltages even lower than the MOSFET threshold voltage in a given technology.

(18) The present invention shall be understood more clearly form the features described below.

(19) The present invention comprises a cross connected MOSFET (NMOS) pair as a negative resistance generator. The LC tank oscillator which quadruples the voltage has high output voltage and low input operation voltage, and as a result it allows operation at very low voltages in the present invention. Additionally, the output node (secondary LC tank output) has full sinusoidal wave oscillation, whereas the primary LC tank, has a half wave oscillation due to the ground connected NMOS. Another important feature of the present invention is the fully integrated LC tank which quadruples the voltage and has an oscillation ability at <1 GHz oscillation frequency. The primary and the secondary oscillators of the LC tank which quadruple voltage are in series once the corresponding MOSFET is switched off. By this means the LC tank based oscillator which quadruples the voltage has higher oscillation amplitude for a given ultra low input voltage. Moreover, the LC tank oscillator which quadruples the voltage, has a minimum number of circuit components (active and passive) in order to meet the fully integrated primary and secondary oscillator requirements in the present invention in relation to low cost and low profile systems. The minimization of active components reduces the phase noise of the oscillator which quadruples voltage in very low voltage applications. The secondary LC tank of voltage quadrupling oscillator is formed between the gate of one NMOS and the drain of the other NMOS, the differential outputs of the voltage quadrupling LC tank is connected to the gate terminals of the active NMOS devices. The circuit does not need any external voltage other than the input voltage. It means that the secondary LC tank of voltage quadrupling oscillator does not need a separate power source. The primary LC tank is in series with the secondary LC tank at the peak amplitude of the output node of voltage quadrupling LC tank. In this way, voltage quadrupling LC tank has a higher voltage gain.

(20) A fully integrated oscillator for ultra low voltage applications which quadruples voltage and has low phase comprises: A self-starting oscillator circuit that has a primary LC tank pair, a secondary LC tank pair and a switch pair in order to provide negative resistance for forming a differential sinusoidal AC pair, in other words frequency having a 180° phase offset and to form a fixed amplitude of two output signals. A primary LC tank circuit that consists of one inductor and one capacitor in parallel to the inductor. One of the primary LC tank pair is connected between the first switch and input supply, and the second of the primary LC tank pair is connected between the second switch and input supply. In such an embodiment, there are thus two inductors and two capacitors in the primary LC tank circuit. According to another embodiment of the primary LC tank circuit, a capacitor is provided which is connected to the switch part of the LC tank and which is known as the bypass capacitor. The bypass capacitor can be used to change the output signal frequency and amplitude. According to an embodiment which has been specifically designed for integrated, low cost systems, the primary LC tank capacitors are provided via the parasitic (intrinsic) capacitances of peripheral circuits such as the capacitance of the node which connects to the secondary oscillator. In such an embodiment, a certain primary capacitor is not required. Two active circuit components serving as a switch pair to provide negative resistance in order to maintain constant oscillation amplitude and frequency. Each switch in the pair is connected to one of the primary LC tank circuits. In one embodiment, each switch can be implemented with one N-channel MOSFET. In other embodiments, other controlled switching devices can be used. A secondary LC tank formed of an inductor and a capacitor parallel to the inductor. A part of the secondary LC tank is connected between the primary MOSFET drain and the secondary MOSFET gate. Another part of the secondary LC tank is connected between the secondary MOSFET drain and the primary MOSFET gate. According to such an embodiment two inductors and two capacitors are provided in the secondary LC tank circuit. Signals having different duty cycles which are automatically created are used in the gate and drain terminals of MOSFET's and they enable to close and open the NMOS switches completely and they contribute to the suitable switching mechanism of the oscillator in order to improve oscillation purity and reduce phase noise.

(21) TABLE-US-00001 TABLE 1 Performance comparison tables of some VCO's implemented in the recent years in relation to low voltage applications. Phase noise Tuning Tech- f.sub.0 V.sub.in Voltage Power (dBc/Hz) range nology Ref. (GHZ) (V) gain (mW) @ 1 MHz (%) (nm)  [5] 1.92 0.9 — 1.78 −117.8 3.9 180 [13] 3.3 2.7 — 80 −137.1 14 — [14] 5.6 0.6 <3 3 −118 8.1 180 [18] 6.2 1.6 <1 4.9 −119.4 16.2 180 [19] 12 1.1 <1 1.0 −105.3 29.7  65 [20] 12.4 0.45 — 0.96 −116.4 7.9 130 [21] 1.6 1.8 — 2.7 −121 31 180 This 0.17 0.2 1.6 −180 20 180 work

REFERENCES

(22) [1] K. Kwok and H. C. Luong, “Ultra-low-Voltage high-performance CMOS VCOs using transformer feedback,” IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 652-660, March 2005. [2] Young Jae Lee, Cheon Soo Kim, “Differential VCO and quadrature VCO using center-tapped cross-coupling of transformer,” U.S. Pat. No. 8,212,625 B2, 3 Jul. 2012. [3] B.-E. Seow, T.-H. Huang, C.-Y. Wu, P.-Y. Pao, and H.-R. Chuang, “A Low-Voltage 30-GHz CMOS Divide-by-Three ILFD With Injection-Switched Cross-Coupled Pair Technique,” IEEE Trans. Microw. Theory Tech., pp. 1-9, 2017. [4] M. Tiebout, “Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS,” IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1018-1024, July 2001. [5] Wen-Cheng Lai, Sheng-Lyang Jang, Jheng-Wei Jhuang, Shyh-Shyang Su, and Ching-Wen Hsue, “Low power consumptions voltage control oscillator uses PMOS elements optical sensor application,” 2016, pp. 1-4. [6] S.-L. Jang, Y.-K. Wu, C.-C. Liu, and J.-F. Huang, “A Dual-Band CMOS Voltage-Controlled Oscillator Implemented With Dual-Resonance LC Tank,” IEEE Microw. Wirel. Compon. Lett., vol. 19, no. 12, pp. 816-818, December 2009. [7] S. Ikeda, S. yeop Lee, H. Ito, N. Ishihara, and K. Masu, “A 0.5 V 5.96-GHz PLL With Amplitude-Regulated Current-Reuse VCO,” IEEE Microw. Wirel. Compon. Lett., vol. 27, no. 3, pp. 302-304, March 2017. [8] Huijung Kim, Seonghan Ryu, Yujin Chung, Jinsung Choi, and Bumman Kim, “A low phase-noise CMOS VCO with harmonic tuned LC tank,” IEEE Trans. Microw. Theory Tech., vol. 54, no. 7, pp. 2917-2924, July 2006. [9] Frank Gelhausen, Karlheinz Muth, “CMOS LC-tank oscillator,” U.S. Pat. No. 7,256,660 B2, 14 Aug. 2007. [10] John William Mitchell Rogers; Calvin Plett, “Low voltage voltage-controlled oscillator topology,” U.S. Pat. No. 6,469,586 B1, 22 Oct. 200AD. [11] Ulrich L. Rohde, Reimund Rebel, Ajay Kumar Poddar, “Wideband voltage controlled oscillator employing evanescent mode coupled-resonators,” U.S. Pat. No. 7,180,381 B2, 20 Feb. 2007. [12] Ram Singh Rana, Zhou Xiangdong, Lian Yong, “Low supply-sensitive and wide tuning-range CMOS LC-tank voltage-controlled oscillator monolithic integrated circuit,” U.S. Pat. No. 7,075,379 B2, 11 Jul. 2006. [13] Hyman Shanan and Franklin Park, “Oscillator with primary and secondary LC circuits,” U.S. Pat. No. 9,214,895 B2, 15 Dec. 2015. [14] H.-H. Hsieh and L.-H. Lu, “A High-Performance CMOS Voltage-Controlled Oscillator for Ultra-Low-Voltage Operations,” IEEE Trans. Microw. Theory Tech., vol. 55, no. 3, pp. 467-473, March 2007. [15] Ho-Jun Chang, Changwoo Lim, and Tae-Yeoul Yun, “CMOS QVCO With Current-Reuse, Bottom-Series Coupling, and Forward Body Biasing Techniques,” IEEE Microw. Wirel. Compon. Lett., vol. 24, no. 9, pp. 608-610, September 2014. [16] L. Geynet, E. De Foucauld, P. Vincent, and G. Jacquemod, “Fully-Integrated Multi-Standard VCOs with switched LC tank and Power Controlled by Body Voltage in 130 nm CMOS/SOI,” 2006, pp. 109-112. [17] Wang Xudong, Wang Xiaodong, “Cross-coupled voltage controlled oscillator with improved phase noise performance,” U.S. Pat. No. 6,680,657, 20 Jan. 2004. [18] K.-W. Kim, H.-J. Chang, Y.-M. Kim, and T.-Y. Yun, “A 5.8 GHz Low-Phase-Noise LC-QVCO Using Splitting Switched Biasing Technique,” IEEE Microw. Wirel. Compon. Lett., vol. 20, no. 6, pp. 337-339, June 2010. [19] A. G. Amer, S. A. Ibrahim, and H. F. Ragai, “A 1-mW 12-GHz LC VCO in 65-nm CMOS technology,” 2016, pp. 456-459. [20] G.-S. Byun and M. Jalalifar, “Design of Ku-band transformer-based cross-coupled complementary LC-VCO,” Electron. Lett., vol. 51, no. 11, pp. 832-834, May 2015. [21] H.-L. Cai et al., “A 2.7-mW 1.36&amp; #x2013; 1.86-GHz LC-VCO With a FOM of 202 dBc/Hz Enabled by a 26%-Size-Reduced Nano-Particle-Magnetic-Enhanced Inductor,” IEEE Trans. Microw. Theory Tech., vol. 62, no. 5, pp. 1221-1228, May 2014.