DISPLAY DEVICE AND METHOD OF DRIVING THE SAME

Abstract

A display device includes a display panel which includes pixels arranged in a matrix form and a controller which receives a first image signal corresponding to a first active period of a first frame, outputs a first final output signal corresponding to a first conversion active period of the first frame, and drives the display panel based on the first final image signal. The controller includes a timing changing unit which receives the first image signal and changes a first image signal pixel size corresponding to the first image signal to a panel pixel size corresponding to the display panel to generate the first output signal, and a frequency changing unit which receives the first output signal from the timing changing unit and reduces a frame frequency of the first output signal based on the first image signal to output the first final output signal.

Claims

1. A display device comprising: a controller which receives a first image signal corresponding to a first frame and outputs a first output signal corresponding to the first frame, and the controller which receives a second image signal corresponding to a second frame following the first frame and outputs a second output signal corresponding to the second frame; and a display panel driven by the first output signal and the second output signal, wherein a difference between a first frame frequency of the first output signal and a second frame frequency of the second output signal is less than 10 Hz.

2. The display device of claim 1, wherein the first frame frequency of the first output signal is greater than the second frame frequency of the second output signal.

3. The display device of claim 1, wherein a difference between the first frame frequency of the first output signal and the second frame frequency of the second output signal is 1 Hz.

4. The display device of claim 1, wherein a difference between the first frame frequency of the first output signal and the second frame frequency of the second output signal is 2 Hz.

5. The display device of claim 1, wherein the controller receives a n-th image signal corresponding to a n-th frame and outputs a n-th output signal corresponding to the n-th frame, wherein a n-th frame frequency of the n-th output signal is lower than the first frame frequency.

6. The display device of claim 5, wherein the controller outputs an output signal having a gradually reduced frame frequency for each frame from the first frame to the n-th frame.

7. The display device of claim 5, wherein the controller receives a (n+1)-th image signal corresponding to a (n+1)-th frame and outputs a (n+1)-th output signal corresponding to the (n+1)-th frame, wherein a (n+1)-th frame frequency of the (n+1)-th output signal and the n-th frame frequency are same as each other.

8. The display device of claim 5, wherein the first frame frequency is 60 Hz, and the n-th frame frequency is 50 Hz.

9. The display device of claim 1, wherein the first image signal comprises a first active period and a first blank period, and the first output signal comprises a first conversion active period and a first conversion blank period, and wherein a length of the first conversion active period is longer than a length of the first active period, and a length of the first conversion blank period is shorter than a length of the first blank period.

10. The display device of claim 9, wherein the length of the first conversion blank period is 0 (zero).

11. The display device of claim 10, wherein a sum of the length of the first active period and the length of the first blank period is equal to the length of the first conversion active period.

12. A display device comprising: a controller which receives a first image signal corresponding to a first frame and outputs a first output signal corresponding to the first frame, and the controller which receives a n-th image signal corresponding to a n-th frame and outputs a n-th output signal corresponding to the n-th frame; and a display panel driven by the first output signal and the n-th output signal, wherein the controller outputs an output signal having a gradually reduced frame frequency for each frame from the first frame to the n-th frame.

13. The display device of claim 12, wherein a first frame frequency of the first output signal is 60 Hz, and a n-th frame frequency of the n-th output signal is 50 Hz.

14. The display device of claim 12, wherein the controller receives a second image signal corresponding to a second frame following the first frame and outputs a second output signal corresponding to the second frame, and wherein a second frame frequency of the second output signal is between a first frame frequency of the first output signal and a n-th frame frequency of the n-th output signal.

15. The display device of claim 14, wherein a difference between the first frame frequency and the second frame frequency is 1 Hz.

16. The display device of claim 14, wherein a difference between the first frame frequency and the second frame frequency is 2 Hz.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0027] The above and other advantages of the invention will become readily apparent by reference to the following detailed description when considered in conjunction with the accompanying drawings wherein:

[0028] FIG. 1 is a block diagram showing an exemplary embodiment of a display device according to the invention;

[0029] FIG. 2 is a block diagram showing an exemplary embodiment of a controller according to of the invention;

[0030] FIG. 3 is a diagram showing an exemplary embodiment of a first image signal pixel size and a panel pixel size according to the invention;

[0031] FIG. 4A and FIG. 4B are timing diagrams showing an exemplary embodiment of an operation of a timing changing unit according to the invention;

[0032] FIG. 5A and FIG. 5B are timing diagrams showing an exemplary embodiment of an operation of a frequency changing output unit according to the invention;

[0033] FIG. 6 is a table explaining an exemplary effect according to the invention;

[0034] FIG. 7 is a block diagram showing another exemplary embodiment of a controller according to the invention;

[0035] FIG. 8 is a view showing an exemplary embodiment of screen images to explain a method of driving a display device according the invention; and

[0036] FIG. 9 is a flowchart showing an exemplary embodiment of a method of driving a display device according to the invention.

DETAILED DESCRIPTION

[0037] The following description with reference to the accompanying drawings is provided to assist in a comprehensive understanding of various exemplary embodiments of the invention as defined by the claims and their equivalents. it includes various specific details to assist in that understanding but these are to be regarded as merely exemplary. Accordingly, those of ordinary skill in the art will recognize that various changes and modifications of the various exemplary embodiments described herein can be made without departing from the scope and spirit of the invention.

[0038] Like numerals refer to like elements throughout. In the drawings, the thickness of layers, films, and regions are exaggerated for clarity. The use of the terms first, second, etc. do not denote any order or importance, but rather the terms first, second, etc. are used to distinguish one element from another. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present disclosure. It is to be understood that the singular forms a, an, and the include plural referents unless the context clearly dictates otherwise.

[0039] It will be further understood that the terms includes and/or including, when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. It will be understood that when an element or layer is referred to as being on, connected to or coupled to another element or layer, it can be directly on, connected or coupled to the other element or layer or intervening elements or layers may be present. In contrast, when an element is referred to as being directly on, directly connected to or directly coupled to another element or layer, there are no intervening elements or layers present.

[0040] About or approximately as used herein is inclusive of the stated value and means within an acceptable range of deviation for the particular value as determined by one of ordinary skill in the art, considering the measurement in question and the error associated with measurement of the particular quantity (i.e., the limitations of the measurement system).

[0041] For example, about can mean within one or more standard deviations, or within 30%, 20%, 10% or 5% of the stated value.

[0042] Hereinafter, the present invention will be explained in detail with reference to the accompanying drawings.

[0043] FIG. 1 is a block diagram showing an exemplary embodiment of a display device 1000 according to the invention.

[0044] Referring to FIG. 1, the display device 1000 according to the exemplary embodiment of the invention includes a display panel 400 displaying an image, gate and data drivers 200 and 300 driving the display panel 400, and a controller 100 controlling a drive of the gate and data drivers 200 and 300.

[0045] The controller 100 receives an image signal IPS and a plurality of control signals CS from the outside of the display device 1000. The controller 100 converts a data format of the image signal IPS to a data format of a final output signal OPS, which is adaptive to an interface of the data driver 300 and provides the final output signal OPS to the data driver 300.

[0046] In addition, the controller 100 generates a data control signal DCS, e.g., an output start signal, a horizontal start signal, etc., and a gate control signal GCS, e.g., a vertical start signal, a vertical clock signal, a vertical clock bar signal, etc., based on the control signals CS. The data control signal DCS is provided to the data driver 300, and the gate control signal GCS is provided to the gate driver 200.

[0047] The gate driver 200 sequentially outputs gate signals in response to the gate control signal GCS provided from the controller 100.

[0048] The data driver 300 converts the final output signal OPS to data voltages in response to the data control signal DCS provided from the controller 100 and outputs the data voltages. The data voltages are provided to the display panel 400.

[0049] The display panel 400 includes a plurality of gate lines GL1 to GLn, a plurality of data lines DL1 to DLm, and a plurality of pixels PX. For the convenience of explanation, FIG. 1 shows one pixel PX, however, the display panel 400 may include a plurality of pixels PX arranged in a matrix form.

[0050] The pixels PX may display different colors from each other among red, green, and blue colors, but the colors displayed by the pixels PX should not be limited thereto or thereby.

[0051] The gate lines GL1 to GLn extend in a second direction DR2 and are arranged to be substantially parallel to each other in a first direction DR1 substantially vertical to the second direction DR2. The gate lines GL1 to GLn are connected to the gate driver 200 to receive gate signals from the gate driver 200.

[0052] The data lines DL1 to DLm extend in the first direction DR1 and are arranged to be substantially parallel to each other in the second direction DR2. The data lines DL1 to DLm are connected to the data driver 300 to receive data voltages from the data driver 300.

[0053] Each of the pixels PX is connected to a corresponding gate line among the gate lines GL1 to GLn and a corresponding data line among the data lines DL1 to DLm.

[0054] FIG. 2 is a block diagram showing an exemplary embodiment of the controller 100 according to the invention. FIG. 3 is a diagram showing an exemplary embodiment of a first image signal pixel size RD and a panel pixel size PPSD according to the invention. FIG. 4A and FIG. 4B are timing diagrams showing an exemplary embodiment of an operation of a timing changing unit 201 according to the invention. FIG. 5A and FIG. 5B are timing diagrams showing an exemplary embodiment of an operation of a frequency changing output unit 203 according to the invention. FIG. 6 is a table explaining an exemplary effect according to the invention.

[0055] Referring to FIG. 2, the controller 100 includes the timing changing unit 201, a clock frequency changing unit 202, and the frequency changing output unit 203.

[0056] In the following descriptions, the image signal IPS (hereinafter, referred to as a first image signal) corresponds to a first active period (not shown) of one frame (hereinafter, referred to as a first frame), and the final output signal OPS corresponds to a first conversion active period (not shown) of the first frame.

[0057] FIG. 2 shows the image signal and the output signal, which correspond to only one frame, however, the invention is not limited thereto. Other exemplary embodiments may be applied to the image signal and the output signal, which correspond to two or more frames.

[0058] The first active period may correspond to a period in which the first image signal IPS is output through the display panel 400 (refer to FIG. 1) without modification in the first frame. The first conversion active period may correspond to a period in which the final output signal OPS is output through the display panel 400. In an exemplary embodiment, each of the first active period and the first conversion active period may be smaller than the period of the first frame. This will be described in detail with reference to FIG. 4A and FIG. 4B.

[0059] The timing changing unit 201 may receive the first image signal IPS. The timing changing unit 201 may convert the first image signal pixel size RD (refer to FIG. 3) corresponding to the first image signal IPS to the panel pixel size PPSD (refer to FIG. 3) corresponding to the display panel 400 to generate a first output signal OPS. The first image signal pixel size RD means the number of columns and rows of pixels in the first image signal IPS, and The panel pixel size PPSD means the number of columns and rows of pixels in the display panel 400. Referring to FIGS. 2 and 3, the first image signal pixel size RD may be greater than the panel pixel size PPSD. In more detail, the number of rows of the first image signal pixel size RD may be greater than the number of rows of the panel pixel size PPSD, and the number of columns of the first image signal pixel size RD may be greater than the number of columns of the panel pixel size PPSD. In an exemplary embodiment, the number of columns of the first image signal pixel size RD may be 4336, and the number of rows of the first image signal pixel size RD may be 2317, but they should not be limited thereto or thereby. The first image signal pixel size RD may be varied depending on a scaler (not shown).

[0060] In an exemplary embodiment, the number of columns of the panel pixel size PPSD may be 3840, and the number of rows of the panel pixel size PPSD may be 2160, but the invention should not be limited thereto or thereby. The panel pixel size PPSD may be varied depending on a size of the display panel of the display device.

[0061] The timing changing unit 201 may include a blank time reducing unit 213 and a size changing unit 214.

[0062] The blank time reducing unit 213 may reduce or remove a blank time of the first frame. In an exemplary embodiment, the blank time reducing unit 213 may remove a vertical blank time of the first frame. When the vertical blank time is removed, the first active period increases to be the first conversion active period. Consequently, the first conversion active period may become greater than the first active period as described above.

[0063] The size changing unit 214 may change the first image signal pixel size RD of the first image signal IPS to the panel pixel size PPSD. Detailed descriptions of the first image signal pixel size RD and the panel pixel size PPSD are omitted since they have been described already.

[0064] Referring to FIGS. 2, 3, 4A and 4B, a first timing diagram T1 shows a gate-on period of each of pixel lines G1 to G2160 in a case that the display panel 400 (refer to FIG. 1) is driven by the first image signal IPS that does not pass through the timing changing unit 201.

[0065] A second timing diagram T2 shows a gate-on period of each of pixel lines G1 to G2160 in a case that the display panel 400 (refer to FIG. 1) is driven by the first output signal OPS that is generated by the timing changing unit 201.

[0066] In the following descriptions associated with FIGS. 4A and 4B, the number of columns of the panel pixel size PPSD is 3840, and the number of rows of the panel pixel size PPSD is 2160. However, the invention should not be limited thereto or thereby.

[0067] Referring to the first timing diagram T1, the first pixel line to the 2160.sup.th pixel line G1 to G2160 are sequentially turned on (i.e., gate-on) in an active period (i.e., the first active period), and thus the image is displayed. The first pixel line G1 may correspond to pixels arranged in a first row among the pixels PX, the second pixel line G2 may correspond to pixels arranged in a second row among the pixels PX, and the third pixel line G3 may correspond to pixels arranged in a third row among the pixels PX. In addition, the 2159.sup.th pixel line 2159 may correspond to pixels arranged in a 2159.sup.th row among the pixels PX, and the 2160.sup.th pixel line 2160 may correspond to pixels arranged in a 2160.sup.th row among the pixels PX.

[0068] In the first timing diagram T1, the pixel lines G1 to G2160 may have the same gate-on periods, each of which amounts to a first period P1. That is, lengths of 2160 first periods P1, which are sequentially shown in the first timing diagram T1, may be the same as each other.

[0069] The active period of the second timing diagram T2 may be longer than the active period, i.e., the first active period, of the first timing diagram T1. This is because, as described above, the vertical blank time existing in the first timing diagram T1 is removed by the timing changing unit 201, and the period corresponding to the vertical blank time is used as the active period. Accordingly, referring to the second timing diagram T2, the first pixel line to the 2160.sup.th pixel line are sequentially turned on corresponding to the increased active period, and thus the image is displayed. A length of a second period P2 corresponding to the gate-on period of each of the first pixel line to the 2160.sup.th pixel line G1 to G2160 in the second timing diagram T2 may be longer than a length of a first period P1 corresponding to the gate-on period of each of the pixel lines G1 to G2160 in the first timing diagram T1.

[0070] Referring to FIG. 2, the clock frequency changing unit 202 includes a memory 211 and a clock generator 212. The memory 211 receives the first output signal OPS obtained by changing the size and blank time of the first image signal IPS from the timing changing unit 201 and stores the first output signal OPS.

[0071] The clock generator 212 receives the first output signal OPS from the memory 211 and changes a frequency of an internal clock signal of the controller 100 in synchronization with the first output signal OPS. That is, the clock generator 212 outputs the gate control signal GCS including the changed internal clock signal, and the gate control signal GCS is used to control the gate driver 200 (refer to FIG. 1) as described above. In an exemplary embodiment, the clock generator 212 may include a phase-locked loop (PLL) circuit.

[0072] Referring to FIGS. 2, 3, 4A, 4B, 5A, and 5B, the frequency changing output unit 203 receives the first output signal OPS. The frequency changing output unit 203 changes a frame frequency of the first output signal OPS. In an exemplary embodiment, the frequency changing output unit 203 changes the frame frequency of the first output signal OPS to about 50 Hz from about 60 Hz.

[0073] FIGS. 5A and 5B show the second timing diagram T2 and a third timing diagram T3, respectively. Since the second timing diagram T2 is the same as described above, hereinafter, the third timing diagram T3 will be described in detail.

[0074] The third timing diagram T3 shows a third period P3 corresponding to the gate-on period of each of the pixel lines G1 to G2160 in a case that the display panel 400 is driven by the final output signal OPS whose the frame frequency is reduced to about 50 Hz.

[0075] In FIGS. 5A and 5B, the number of columns of the panel pixel size PPSD is 3840, and the number of rows of the panel pixel size PPSD is 2160. However, the invention should not be limited thereto or thereby.

[0076] The first conversion active period may include the first active period. In the third timing diagram T3, the vertical blank time is removed by the timing changing unit 201 similar to the second timing diagram T2, and the frame frequency is reduced (e.g., to about 50 Hz) by the frequency changing output unit 203, and thus the active period (i.e., the first conversion active period) of the third timing diagram T3 may increase more than that of the second timing diagram T2.

[0077] Accordingly, a length of the third period P3 corresponding to the gate-on period of each of the pixel lines G1 to G2160 in the third timing diagram T3 may be longer than the length of the second period P2 corresponding to the gate-on period of each of the pixel lines G1 to G2160 in the second timing diagram T2.

[0078] FIG. 6 is a table explaining an exemplary effect caused by the timing changing unit 201 (refer to FIG. 2) and the frequency changing output unit 203 (refer to FIG. 2) according to the invention.

[0079] The table shown in FIG. 6 provides information associated with a Full High Definition (FHD) product, but the invention should not be limited to the FHD product. In the case that the frame frequency is about 60 Hz which is not reduced and a size and a blank time of an A product are not reduced by the timing changing unit 201 (refer to FIG. 2), a charging time of the A product is about 4.82 s. On the other hand, in the case that the frame frequency is about 60 Hz which is not reduced and a size and a blank time of a B product is reduced by the timing changing unit 201 (refer to FIG. 2), a charging time increases to about 5.14 s. That is, the charging rate increases by about 6.6% compared to the previous case.

[0080] In a case that the frame frequency of the B product is reduced to about 50 Hz by the frequency changing output unit 203 (refer to FIG. 2) additionally, the charging rate increases to about 6.17 s from about 5.14 s additionally.

[0081] Consequently, since the first image signal IPS (refer to FIG. 2) is converted to the first output signal OPS (refer to FIG. 2) having reduced size and blank time of the first image signal IPS by the timing changing unit 201 (refer to FIG. 2), the gate-on period of each of the pixel lines increases, and thus the charging rate of the display panel is improved. In addition, since the frame frequency is reduced by the frequency changing output unit 203 (refer to FIG. 2), the gate-on period of each of the pixel lines more increases, and thus the charging rate is more improved.

[0082] FIG. 7 is a block diagram showing another exemplary embodiment of a controller 100 according to the invention.

[0083] In the following descriptions, an image signal may include a first image signal IPS1 and a second image signal IPS2. The first image signal IPS1 may correspond to a first active period of one frame (hereinafter, referred to as a first frame), and the second image signal IPS2 may correspond to a second active period of a frame (hereinafter, referred to as a second frame) following the first frame.

[0084] In addition, an output signal may include a first final output signal OPS1 and a second final output signal OPS2. The first final output signal OPS1 may correspond to a first conversion active period of the first frame, and the second final output signal OPS2 may correspond to a second conversion active period of the second frame.

[0085] FIG. 7 shows the image signal and the output signal, which correspond to two frames. However, in another exemplary embodiment, the invention may be applied the image signal and the output signal, which correspond to three or more frames.

[0086] Referring to FIG. 7, a timing changing unit 201 receives the first image signal IPS1 and the second image signal IPS2. The timing changing unit 201 converts the first image signal pixel size RD (refer to FIG. 3) to the panel pixel size PPSD (refer to FIG. 3), converts the second image signal pixel size (not shown) corresponding to the second image signal IPS2 to the panel pixel size PPSD, and reduces the blank time of each of the first and second image signals IPS1 and IPS2 to generate a first output signal OPS1 and a second output signal OPS2, respectively.

[0087] The clock frequency changing unit 202 may receive the first output signal OPS1, the second output signal OPS2 and the control signals CS, and outputs the gate control signal GCS based on the first output signal OPS1, the second output signal OPS2, and the control signals CS.

[0088] The controller 100 shown in FIG. 7 may further include a frequency control unit 501 compared to the exemplary embodiment shown in FIG. 2.

[0089] The frequency control unit 501 may include the frequency changing output unit 203 described with reference to FIG. 2 and a comparator 511.

[0090] The comparator 511 receives the first output signal OPS1 and the second output signal OPS2. The comparator 511 checks whether the first output signal OPS1 and the second output signal OPS2 are the same as each other. In a case that the first output signal OPS1 and the second output signal OPS2 are the same as each other, the comparator 511 determines that each of the first output signal OPS1 and the second output signal OPS2 is a still image, and in a case that the first output signal OPS1 and the second output signal OPS2 are different from each other, the comparator 511 determines that each of the first output signal OPS1 and the second output signal OPS2 is a moving image.

[0091] In the case that it is determined that each of the first output signal OPS1 and the second output signal OPS2 is the still image by the comparator 511, the frequency changing output unit 203 may output a first final output signal OPS1 and a second final output signal OPS2 the frame frequency of each of which is reduced from those of the first output signal OPS1 and the second output signal OPS2, respectively.

[0092] In the case that it is determined that each of the first output signal OPS1 and the second output signal OPS2 is the moving image by the comparator 511, the frequency changing output unit 203 may output the first output signal OPS1 and the second output signal OPS2 without changing the frame frequency. This is because a motion blur phenomenon occurs if the frame frequency of the moving image is reduced and a display quality is deteriorated due to the motion blur phenomenon.

[0093] Descriptions on the other elements of the controller 100 are the same as those in FIGS. 2 to 6, and thus details thereof will be omitted.

[0094] FIG. 8 is a view showing an exemplary embodiment of screen images to explain a method of driving a display device according to the invention.

[0095] Referring to FIGS. 7 and 8, the frequency changing output unit 203 may output a first final output signal obtained by reducing the frame frequency as much as a first frequency and a second final output signal obtained by reducing the frame frequency as much as a second frequency. In an exemplary embodiment, for example, the first frequency may be about 1 Hz, and the second frequency may be about 2 Hz.

[0096] In the case that the comparator 511 determines that each of the first output signal OPS1 and the second output signal OPS2 is the still image, the frequency changing output unit 203 may gradually reduce the frame frequency of each of the first output signal OPS1 and the second output signal OPS2. FIG. 8 shows screen images the frequency of each of which is reduced by about 1 Hz every two frames, but the invention should not be limited thereto or thereby. That is, the frequency changing unit 203 may gradually reduce the frame frequency of the output signal using various methods.

[0097] As described above, since the frequency changing unit 203 gradually reduces the frame frequency of the output signal, a flicker phenomenon, which is caused by rapidly reducing the frame frequency of the output signal, may be effectively prevented from occurring.

[0098] FIG. 9 is a flowchart showing an exemplary embodiment of a method of driving a display device according to the invention.

[0099] In the following descriptions, the image signal IPS corresponds to a first active period (not shown) of one frame (hereinafter, referred to as a first frame), and the final output signal OPS corresponds to a first conversion active period (not shown) of the first frame. Referring to FIGS. 2 and 9, the timing changing unit 201 receives the first image signal IPS (S1). The timing changing unit 201 reduces the size and the blank time of the first image signal IPS to generate the first output signal OPS (S2) as described above.

[0100] The frequency changing output unit 203 receives the first output signal OPS and reduces the frame frequency of the first output signal OPS to generate the final output signal OPS (S3). The frequency changing output unit 203 provides the final output signal OPS to the data driver 300 (refer to FIG. 1) (S4).

[0101] The data driver 300 converts the final output signal OPS to the data voltage and outputs the data voltage to the display panel 400 (refer to FIG. 1) to drive the display panel 400 (S5).

[0102] Although the exemplary embodiments of the invention have been described, it is understood that the invention should not be limited to these exemplary embodiments but various changes and modifications can be made by one ordinary skilled in the art within the spirit and scope of the invention as hereinafter claimed.