Memory and logic device-integrated soft electronic system
10847577 ยท 2020-11-24
Assignee
Inventors
Cpc classification
G11C2213/77
PHYSICS
H10N70/826
ELECTRICITY
H10B63/80
ELECTRICITY
G11C13/0007
PHYSICS
H03K19/20
ELECTRICITY
H10B63/00
ELECTRICITY
International classification
H03K19/20
ELECTRICITY
G11C13/00
PHYSICS
Abstract
Provided is a memory- and logic device-integrated soft electronic system, the memory- and logic device-integrated soft electronic system including: a substrate 100; a plurality of bar-shaped first electrodes 110 stacked on the substrate; a resistance-variable material layer 120 coated on the lower electrode; and a plurality of bar-shaped second electrodes 130 stacked on the resistance-variable material layer 120, wherein the first electrode and the second electrode cross each other.
Claims
1. A memory- and logic device-integrated soft electronic system, comprising: a substrate; a plurality of bar-type first electrodes stacked on the substrate; a resistance-variable material layer coated on the plurality of bar-type first electrodes; and a plurality of bar-shaped second electrodes stacked on the resistance-variable material layer, wherein the first electrode and the second electrode cross each other, wherein the resistance-variable material layer comprises a polymer-deposited insulating film, and wherein the polymer comprises any one selected from a group consisting of poly(cyclosiloxane), poly(furfuryl methacrylate), poly(isobornyl acrylate), poly(1,3,5-trimethyl-1,3,5-trivinylcyclotrisiloxane), poly(ethylene glycol dimethacrylate) and graphene oxide.
2. The memory- and logic device-integrated soft electronic system according to claim 1, wherein the resistance-variable material layer is coated on an entire surface of the first electrode, and the second electrode is provided on the resistance-variable material layer.
3. The memory- and logic device-integrated soft electronic system according to claim 1, wherein the memory- and logic device-integrated soft electronic system configures a logic gate in accordance with the memristor-aided logic (MAGIC) method.
4. The memory- and logic device-integrated soft electronic system according to claim 3, wherein the logic gate is NOT, NOR, OR, AND or NAND.
5. The memory- and logic device-integrated soft electronic system according to claim 1, wherein the first electrode and the second electrode comprises one selected from Cu, Ni, Ti, Hf, Zr, ZN, W, Co, V, Al and Pt.
6. The memory- and logic device-integrated soft electronic system according to claim 1, wherein the substrate has a flexible property.
Description
BRIEF DESCRIPTION OF DRAWINGS
(1)
(2)
(3)
(4)
(5)
(6)
(7)
BEST MODE
(8) Hereinafter, the exemplary embodiments and examples of the present disclosure are described in detail with reference to the accompanying drawings so that those of ordinary skill in the art to which the present disclosure belongs can easily carry out the present disclosure.
(9) However, the present disclosure may be implemented in many different forms, not limited to the embodiments and examples set forth herein. In the drawings, irrelevant parts are omitted to clearly illustrate the present disclosure, and like reference numerals designate like elements throughout the specification.
(10) Throughout the present specification, when describing that a certain portion includes a constituent element, it is not meant to exclude other components but means that other components may further be included, unless explicitly stated otherwise.
(11) The terms relating to a degree such as about, substantially, etc. are used to indicate numerical values close to specified numerical values. They are used to aid in the understanding of the present disclosure and prevent improper use of the disclosure by an unscrupulous infringer. Further, throughout the present specification, . . . a step of . . . ing or a step of . . . does not mean a step for . . . .
(12) Throughout the present specification, the expression a combination thereof included in the Markush-type expression means one or more mixture or combination selected from a group consisting of the components described in the Markush-type expression, and is meant to include at least one selected from the group consisting of the components.
(13) Throughout the present specification, A and/or B represents A or B, or A and B.
(14) In order to solve the above problems, the present disclosure empirically implements a volatile memory- and logic device-integrated electronic system on a flexible substrate such as polyethersulfone (PES), polyimide (PI), polyethylene terephthalate (PET), etc. using a soft memristor and the MAGIC (memristor-aided logic) method.
(15)
(16) Referring to
(17) In an exemplary embodiment of the present disclosure, the substrate 100 may be a soft substrate having a flexible property, formed of at least one material selected from a group consisting of PMMA, PC, PES, PAR, PI, PET, PEN and PEEK, and thus may have a bendable property.
(18) In an exemplary embodiment of the present disclosure, the first electrode 110 and the second electrode 130 may contain any one selected from Cu, Ni, Ti, Hf, Zr, ZN, W, Co, V, Al, and Pt.
(19) The resistance-variable material layer 120, which is a resistance-variable film, may contain a polymer-deposited insulating film, and the polymer may be at least one selected from a group consisting of poly(furfuryl methacrylate), poly(isobornyl acrylate), poly(1,3,5-trimethyl-1,3,5-trivinylcyclotrisiloxane), poly(ethylene glycol dimethacrylate) and graphene oxide. In addition, a variety of resistance-variable materials reported previously such as a metal oxide (Al.sub.2O.sub.3, TiO.sub.2, HfO.sub.2, Cu.sub.2O, etc.) or a perovskite material may be used in the resistance-variable material layer 120.
(20)
(21) Referring to
(22) Second electrodes 130 are stacked on the resistance-variable material layer 120 in the form of lines spaced apart from each other, i.e., in the form of an array. The second electrode 130 is aligned vertically to the first electrode 110.
(23) Therefore, as shown in
(24) Thus, the logic values 0 and 1 can be stored for each cross bar array, depending on the finally determined resistance even without supply of external voltage.
(25) In particular, the present disclosure configures the soft electronic system in the form of crossbar-shaped electrodes, thereby allowing to maintain stable device performance in spite of mechanical strain, e.g., the warping of the substrate.
(26)
(27) Referring to
(28)
(29) Referring to
(30)
(31)
(32) Referring to
(33)
(34) Referring to
(35)
(36) In the present disclosure, as described above, the logic gates NOT, NOR, OR, AND and NAND are implemented using the information stored in the soft memristors configured as a crossbar array and using the MAGIC method, and the logic gates are driven stably even under mechanical strain.
(37) That is to say, in the present disclosure, the soft memristors are configured on a soft platform as a crossbar array, and the memory function of storing information in the soft memristors present on the crossbar array and the logic operation function of processing the stored information are implemented at the same time. In addition, the foundation of providing a soft electronic system that can significantly reduce standby power consumption is established by using the memristor on various software platforms via the memory and logic gate driving which is stable even under mechanical strain and the non-volatile nature of operation result.
(38) The above description is only illustrative of the technical idea of the present disclosure, and those of ordinary skill in the art to which the present disclosure belongs can make various modifications and changes without departing from the essential features of the present disclosure. Accordingly, the examples described in the present disclosure are illustrative, not intended to limit the technical idea of the present disclosure, and the scope of the technical idea of the present disclosure is not limited by the examples. The scope of protection of the present disclosure should be interpreted by the following claims, and all technical ideas within equivalent scope should be construed as included in the scope of the present disclosure.