New Zero Sequence Current Based Line Differential Protection Solution

Abstract

There is provided mechanisms for zero sequence differential protection of a transmission line of a power system. An arrangement comprises a zero sequence differential protection unit configured for, using current measurements of each phase A, B, C of the transmission line, internal fault detection of the transmission line. The arrangement comprises a phase selection unit configured for, using a comparison of differential values of the current measures for each phase, determination of whether any of the phases A, B, C of the transmission line is faulty or not. A trip is caused by the zero sequence differential protection unit when an internal fault is detected by the zero sequence differential protection unit, and the trip starts all the phases A, B, C for the phase selection unit to finalize the trip for said any faulty phase.

Claims

1. An arrangement (200) for zero sequence differential protection of a transmission line (110) of a power system (100), the arrangement (200) comprising: a zero sequence differential protection unit (250) configured for, using current measurements of each phase A, B, C of the transmission line (110), internal fault detection of the transmission line (110); and a phase selection unit (260) configured for, using a comparison of differential values of the current measures for each phase, determination of to whether any of the phases A, B, C of the transmission line (110) is faulty or not, wherein a trip is caused by the zero sequence differential protection unit (250) when an internal fault is detected by the zero sequence differential protection unit (250), and whereby the trip starts all the phases A, B, C for the phase selection unit (260) to finalize the trip for said any faulty phase.

2. The arrangement (200) according to claim 1, wherein the zero sequence differential protection unit (250) comprises: an over current relay (251) configured for controlling the zero sequence differential protection unit (250) to only detect internal faults with fault currents below a threshold current value.

3. The arrangement (200) according to claim 1, wherein the zero sequence differential protection unit (250) comprises: a zero sequence differential relay (252) configured for the internal fault detection by comparing a calculated zero sequence differential current with a restrain current.

4. The arrangement (200) according to claim 1, wherein the zero sequence differential protection unit (250) comprises: an internal fault detector (253) configured for the internal fault detection by being configured to compare phase angles of zero sequence currents or negative sequence currents as being input to the zero sequence differential protection unit (250).

5. The arrangement (200) according to claim 4, wherein the internal fault detector (253) is configured to compare a phase angle difference between local current phasors and remote current phasors.

6. The arrangement (200) according to claim 1, wherein the zero sequence differential protection unit (250) comprises: a circuit breaker and shunt reactor status detector (254) configured for avoidance of any mal-trip caused by operation of a circuit breaker or shunt reactor by detecting disturbance caused by said operation of the circuit breaker or shunt reactor.

7. The arrangement (200) according to claim 1, wherein the arrangement (200) is configured to engage the zero sequence differential protection unit (250) at a point in time t1, and to engage the phase selection unit (260) at a point in time t3, where t3 occurs later than t1.

8. The arrangement (200) according to claims 6 and 7, wherein the arrangement (200) is configured to engage the circuit breaker and shunt reactor status detector (254) at a point in time t2, where t2 occurs later than t1 and where t2 occurs earlier than t3.

9. The arrangement (200) according to any of the preceding claims, wherein the arrangement (200) is part of an Intelligent Electronic Device, IED.

10. A method for zero sequence differential protection of a transmission line (110) of a power system (100), the method comprising: performing (S102), by a zero sequence differential protection unit (250) and using current measurements of each phase A, B, C of the transmission line (110), internal fault detection of the transmission line (110); and performing (S104), by a phase selection unit (260) configured for using a comparison of differential values of the current measures for each phase, determination of whether any of the phases A, B, C of the transmission line (110) is faulty or not, wherein a trip is caused by the zero sequence differential protection unit (250) when an internal fault is detected by the zero sequence differential protection unit (250), and whereby the trip starts all the phases A, B, C for the phase selection unit (260) to finalize the trip for said any faulty phase.

11. A computer program (920) for zero sequence differential protection of a transmission line (110) of a power system (100), the computer program comprising computer code which, when run on an arrangement (200) according to any of claims 1 to 9, causes the arrangement (200) to perform a method according to claim 10.

12. A computer program product (910) comprising a computer program (920) according to claim 11, and a computer readable storage medium (930) on which the computer program is stored.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0022] The inventive concept is now described, by way of example, with reference to the accompanying drawings, in which:

[0023] FIG. 1 is a schematic diagram of zero sequence current differential line protection;

[0024] FIG. 2 schematically illustrates an arrangement according to an embodiment;

[0025] FIG. 3 schematically illustrates a zero sequence differential protection unit according to an embodiment;

[0026] FIG. 4 schematically illustrates a three stage operating scheme according to an embodiment;

[0027] FIG. 5 schematically illustrates fault (internal faults or external faults) discrimination according to an embodiment;

[0028] FIG. 6 is a flowchart of a method according to an embodiment;

[0029] FIG. 7 shows functional units of an arrangement for zero sequence differential protection of a transmission line of a power system according to an embodiment;

[0030] FIG. 8 shows functional modules of an arrangement for zero sequence differential protection of a transmission line of a power system according to an embodiment; and

[0031] FIG. 9 shows a computer program product.

DETAILED DESCRIPTION

[0032] The invention will now be described more fully hereinafter with reference to the accompanying drawings, in which certain embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided by way of example so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout the description.

[0033] The embodiments disclosed herein relate to mechanisms for a zero sequence current differential line protection in a power system 100. In order to obtain such mechanisms there is provided an arrangement 200, a method performed by the arrangement 200, a computer program product comprising code, for example in the form of a computer program, that when run on an arrangement 200, causes the arrangement 200 to perform the method.

[0034] A schematic diagram of a zero sequence current based differential line protection in a power system 100 is shown in FIG. 1. Current measurements are obtained from the terminals E1 and E2 of a transmission line 110. The transmission line 110 is assumed to have three current phases, hereinafter denoted A, B, C. Terminal E1 is assumed to be on a local (L) side whereas terminal E2 is assumed to be on a remote (R) side. A fault (F) is assumed to occur along the transmission line 110. A protection system 300 is provided at each of the remote side and the local side. As the skilled person understands, the power system 100 might have multiple terminals with respective transmission lines between each pair of terminals. For simplicity, but without loss of generality, the power system 100 will hereinafter be exemplified has having two terminals.

[0035] An embodiment of the protection system 300 is shown in FIG. 2.

[0036] In FIG. 2 the following notations of currents are used:

[0037] I.sub.L, denotes currents of phase , where =A, B, C, from the local terminal E1. I.sub.R denotes currents of phase , where =A, B, C, from the remote terminal E2.

[0038] I.sub.diff, where =A, B, C, is short for I.sub.diff(t) and I.sub.diff(t+T), where I.sub.diff(t), is the differential current for phase and I.sub.diff(tT) is the differential current for phase with a time delay factor T. In some aspects the time delay factor T is dependent on the fundamental current period used in the power system 100. Particularly, according to an embodiment, T is identical to a fundamental current period of the transmission line 110. There could be fundamental current periods. In some power systems 100 the fundamental frequency current period is 50 Hz and in others it is 60 Hz. Therefore, according to an embodiment, T=( 1/50) s=20 ms (for a 50 Hz power system), or T=( 1/60) s=16.67 ms (for a 60 Hz power system).

[0039] I0.sub.L denotes the zero sequence differential current from the local terminal E1.

[0040] I0.sub.R denotes the zero sequence differential current from the remote terminal E2.

[0041] I.sub.diff0 denotes the zero sequence differential current, I.sub.diff0=|I0.sub.L+I0.sub.R|.

[0042] I2.sub.L denotes the negative current from the local terminal E1

[0043] I2.sub.R denotes the negative current from the remote terminal E2.

[0044] Further, CB & shunt reactor status denotes the operation status detector of CB (circuit breaker) and shunt reactor, which might be configured to aid the zero sequence current based differential protection to check if the change of zero sequence differential current is caused by a fault or the operation of a circuit breaker or shunt reactor.

[0045] The protection system 300 comprises an arrangement 200 for zero sequence differential protection of the transmission line 110 of the power system 100. In turn, the arrangement 200 comprises a zero sequence differential protection unit 250 and a phase selection unit 260.

[0046] In general terms, the zero sequence differential protection unit 250 is configured to detect any internal fault(s). The arrangement 200 thus comprises a zero sequence differential protection unit 250. The zero sequence differential protection unit 250 is configured for, using current measurements of each phase A, B, C of the transmission line 110, performing internal fault detection of the transmission line 110.

[0047] In general terms, the phase selection unit 260 is configured to select any faulted phase(s). The arrangement 200 thus comprises a phase selection unit 260. The phase selection unit 260 is configured for, using a comparison of differential values of the current measures for each phase, performing determination of whether any of the phases A, B, C of the transmission line 110 is faulty or not.

[0048] A trip is caused by the zero sequence differential protection unit 250 when an internal fault is detected by the zero sequence differential protection unit 250. The trip triggers the corresponding phase or phases A, B, C to, by the phase selection unit 260, be determined as faulty. Thus, a trip might be caused by the zero sequence differential protection unit 250 when it detects an internal fault, whereby the trip starts all the phases A, B, C. The phase selection unit 260 is then configured to finalize the trip for the faulty phase or phases.

[0049] In some aspects, a trip caused by the zero sequence differential protection unit 250, when an internal fault is detected by the zero sequence differential protection unit 250, triggers all the phases A, B, C to, by the phase selection unit 260, be determined as faulty. In FIG. 2 this will cause the output ABC from the phase selection unit 260 to be set to logic 1. That is, if there is no trip caused by the zero sequence differential protection unit 250, then the phase selection unit 260 will output any phase A, B, and/or C, determined as faulty by the phase selection unit 260 itself, where the corresponding output A, B, C is set to logic 1 for a faulty phase. But if there is a trip caused by the zero to sequence differential protection unit 250, then the phase selection unit 260 will indicate, by setting the output ABC to a logic 1, all phases as faulty.

[0050] In some aspects the internal fault is detected from disturbances of an external fault or from the operation of a circuit breaker or shunt reactor. In some aspects the trip starts the tripping logic of the corresponding phase or phases A, B, C and, by using the phase selection unit 260, the final faulty phase/phases will be tripped (Trip A or Trip B, Trip C as well as Trip ABC).

[0051] A data preprocessing unit 310 might be provided and configured for data preprocessing for other protection functions. A communications unit 320 might be provided and configured for communications with another arrangement 200. Logic AND gates 330 are configured to perform logic AND operations of logic input signals and thereby provide as output from the protection system 300 indications whether to trip any or all of the three phases A, B, C.

[0052] An embodiment of the zero sequence differential protection unit 250 is shown in FIG. 3.

[0053] According to the embodiment of FIG. 3 the zero sequence differential protection unit 250 comprises an over current relay 251. The over current relay 251 is configured for controlling the zero sequence differential protection unit 250 to only detect internal faults with fault currents below a threshold current value. The over current relay 251 may thus be configured to ensure that the zero sequence differential protection unit 250 only operates for the fault cases with low fault currents (high impedance faults).

[0054] According to the embodiment of FIG. 3 the zero sequence differential protection unit 250 comprises a zero sequence differential relay 252. The zero sequence differential relay 252 is configured for internal fault detection by comparing the calculated zero sequence differential current with the restrain current. If the calculated zero sequence differential current is larger than the restrain current, it will treat the disturbance as an internal fault.

[0055] According to the embodiment of FIG. 3 the zero sequence differential protection unit 250 comprises an internal fault detector 253. The internal fault detector 253 is configured for internal fault detection by being configured to compare phase angles of zero sequence currents or negative sequence currents as being input to the zero sequence differential protection unit 250. Hence, the internal fault detector 253 may be configured to detect any internal fault by comparing the phase angles of the zero sequence currents or the negative sequence current. According to an embodiment the the internal fault detector 253 is configured to compare a phase angle difference between local current phasors and remote current phasors and thereby cooperate with the zero sequence differential relay 252 to enhance the security and reliability of the protection.

[0056] According to the embodiment of FIG. 3 the zero sequence differential protection unit 250 comprises a circuit breaker and shunt reactor status detector 254. The circuit breaker and shunt reactor status detector 254 is configured for avoidance of any mal-trip caused by operation of a circuit breaker or shunt reactor. In further detail, asymmetrical operation of circuit breakers or shunt reactors might produce zero sequence differential currents, which may lead to mal-trip in some cases if the operate time of the zero sequence differential protection is short enough. Thus, the disclosed zero sequence differential protection unit 250 will, by means of the circuit breaker and shunt reactor status detector 254, monitor the status of the circuit breakers and shunt reactors (which might comprise binary inputs of related breakers and/or directionality of analogue measurements). If it detects that the change is caused by the operation of circuit breakers or shunt reactor, it will block a comparably trip. But it will not block a delayed trip since the disturbance caused by circuit breakers or shunt reactors do not last for a comparably long time. The circuit breaker and shunt reactor status detector 254 is thus configured to detect any disturbance by the operation of circuit breaker or shunt reactor so as to avoid any mal-trip caused by the operation of circuit breaker or shunt reactor.

[0057] According to the embodiment of FIG. 3 the zero sequence differential protection unit 250 comprises a CT open detector 255. A CT open condition will create a zero sequence differential current so that it might result in false fault detection. The CT open detector 255 is configured to calculate differential current and restrained current for each phase to see if there is a condition of a CT open so that the zero sequence differential protection unit 250 will be blocked to avoid possible mal-operation because a CT open is a condition in the secondary circuit, which is not a primary transmission line fault.

[0058] Logic outputs are provided from the over current relay 251, the zero sequence differential relay 252, the internal fault detector 253, the circuit breaker and shunt reactor status detector 254, and the CT open detector 255 are provided and input to a logic AND gate 256. The outputs from the over current relay 251 and the CT open detector 255 are negated before being input to the logic AND gate 256. If all inputs to the logic AND gate 256 are 1, then a logic 1 will be set as output, denoting a trip.

[0059] Further aspects of the circuit breaker and shunt reactor status detector 254 will now be disclosed. For example, phase-separated differential currents might have different values between the disturbances of internal faults and asymmetrical breaker switching, which can be used to distinguish them.

[0060] For example, any or all of the phase separated differential currents might always equal or smaller than the normal charging current level during asymmetrical operation of the shunt reactor, if there is no internal fault. The differential currents of the faulted phase or phases might be much larger than the normal charging current level after the fault, if there is an internal fault. The basic criterion to be used by the circuit breaker and shunt reactor status detector 254 is therefore:

[00001]$\{\begin{array}{c}.Math.I_{L.Math.0}+I_{R.Math..Math.0}.Math.>k_1.Math.I_{\mathrm{restrain}.Math..Math.0}\\ .Math.I_{L.Math.0}+I_{R.Math.0}.Math.>i_{\mathrm{dmin}}\\ .Math.I_{L.Math..Math.}+I_{R.Math..Math.}.Math.>k_2.Math.I_{\mathrm{charging}}\end{array}$

[0061] Here, I.sub.L0 and I.sub.R0 are the zero sequence currents detected in local side and remote side respectively. I.sub.restrain0 is the restrain current for the zero sequence differential relay 252, which may be |I.sub.L0I.sub.R0| or |I.sub.L0|+|I.sub.R0|, etc. Reliability to factors k.sub.1 and k.sub.2 are used to ensure security and reliability of the operation against measurement error, calculation error, charging current, noise, etc. As an example, k.sub.2 might be larger than 1 (e.g. k.sub.2=1.2).

[0062] FIG. 4 illustrates a three stage operating scheme 400 that might be used by the zero sequence differential protection unit 250.

[0063] The protection will trip immediately (t1 could be set to zero (without time delay)), if the zero sequence differential protection unit 250 detects an internal fault and at the same time detects that this disturbance is caused by the internal fault and not by asymmetrical breaker operation of circuit breakers or shunt reactors.

[0064] If the zero sequence differential protection unit 250 cannot verify whether a fault indication is caused by operation of a circuit breaker or shunt reactor or a true internal fault, the zero sequence differential protection unit 250 will wait for some time (delay t2), such as in the order of too ms, to avoid the potential mal-trip. After the delay t2, the possible disturbance by asymmetrical breaker operation should be finished. If the zero sequence differential unit can still detect the internal fault after this delay and the phase selection unit 260 can detect the faulted phase at this time, it will trip the faulted phase or phases. Otherwise, if the zero differential relay continue to startup, but the fault selection unit cannot detect the faulted phase, it will finally trip three phases after a delay t3, such as in the order of 250 ms. Thus, according to an embodiment the arrangement 200 is configured to engage the zero sequence differential protection unit 250 at a point in time t1, and to engage the phase selection unit 260 at a point in time t3, where t3 occurs later than t1. According to an embodiment the arrangement 200 is configured to engage the circuit breaker and shunt reactor status detector 254 at a point in time t2, where t2 occurs later than t1 and where t2 occurs earlier than t3.

[0065] By means of the scheme in FIG. 4, the proposed the arrangement 200 can trip immediately in most of the fault cases. Only for cases when the fault impedance is too high for the relay to distinguish the internal fault and asymmetrical shunt reactor operation, it will wait for a longer operate time (t2 or t3) before making a trip decision. Thereby the proposed the arrangement 200 has a much faster operation speed than existing zero sequence current differential protection schemes.

[0066] The internal fault detector 253, or fault discriminator, might detects any internal/external fault(s) by calculating and comparing the phase angle difference between local current phasors and remote current phasors. Here, the currents may be negative sequence currents or zero sequence currents. One internal fault detection criterion is as follows.

[0067] Internal fault is detected either if:

[00002]$\{\begin{array}{c}\arg \left(\frac{I_{L.Math.0}}{I_{R.Math.0}}\right)<{}_{s.Math.e.Math.t}\\ .Math.I_{L.Math.0}.Math.>I_{s.Math.e.Math.t},.Math.I_{R.Math.0}.Math.>I_{s.Math.e.Math.t}\end{array}$

[0068] or if:

[00003]$\{\begin{array}{c}\arg \left(\frac{I_{L.Math..Math.2}}{I_{R.Math..Math.2}}\right)<{}_{s.Math.e.Math.t}\\ .Math.I_{L.Math..Math.2}.Math.>I_{s.Math.e.Math.t},.Math.I_{R.Math..Math.2}.Math.>I_{s.Math.e.Math.t}\end{array}$

[0069] Here, I.sub.set denotes a current threshold and .sub.set denotes an angular threshold.

[0070] A fault discriminator between internal faults and external faults of a negative sequence based methodology is illustrated at 500 in FIG. 5. Considering that there is a large margin between internal faults and external faults (o degrees versus 180 degrees), this fault discriminator has good reliability and security against the measurement errors, time synchronization errors or CT saturation.

[0071] FIG. 6 is a flowchart illustrating embodiments of methods for zero sequence differential protection of a transmission line 110 of a power system 100. The methods are performed by the arrangement 200. The methods are advantageously provided as computer programs 920.

[0072] S102: The zero sequence differential protection unit 250 uses current measurements of each phase A, B, C of the transmission line 110 to perform internal fault detection of the transmission line 110.

[0073] S104: The phase selection unit 260, as configured to use a comparison of differential values of the current measures for each phase, performs determination of whether any of the phases A, B, C of the transmission line 110 is faulty or not.

[0074] As disclosed above, a trip is caused by the zero sequence differential protection unit 250 when an internal fault is detected by the zero sequence differential protection unit 250. The trip triggers all the phases A, B, C to by the phase selection unit 260 be determined as faulty. Thus, a trip might be caused by the zero sequence differential protection unit 250 when it detects an internal fault, whereby the trip starts all the phases A, B, C. The phase selection unit 260 is then configured to finalize the trip for the faulty phase or phases.

[0075] FIG. 7 schematically illustrates, in terms of a number of functional units, the components of an arrangement 200 according to an embodiment. Processing circuitry 210 is provided using any combination of one or more of a suitable central processing unit (CPU), multiprocessor, microcontroller, digital signal processor (DSP), etc., capable of executing software instructions stored in a computer program product 910 (as in FIG. 9), e.g. in the form of a storage medium 230. The processing circuitry 210 may further be provided as at least one application specific integrated circuit (ASIC), or field programmable gate array (FPGA).

[0076] Particularly, the processing circuitry 210 is configured to cause the arrangement 200 to perform a set of operations, or steps, S102-S104, as disclosed above. For example, the storage medium 230 may store the set of operations, and the processing circuitry 210 may be configured to retrieve the set of operations from the storage medium 230 to cause the arrangement 200 to perform the set of operations. The set of operations may be provided as a set of executable instructions.

[0077] Thus the processing circuitry 210 is thereby arranged to execute methods as herein disclosed. The storage medium 230 may also comprise persistent storage, which, for example, can be any single one or combination of magnetic memory, optical memory, solid state memory or even remotely mounted memory. The arrangement 200 may further comprise a communications interface 220 at least configured for communications with another arrangement 200; for receiving input and for providing output. As such the communications interface 220 may comprise one or more transmitters and receivers, comprising analogue and digital components. The processing circuitry 210 controls the general operation of the arrangement 200 e.g. by sending data and control signals to the communications interface 220 and the storage medium 230, by receiving data and reports from the communications interface 220, and by retrieving data and instructions from the storage medium 230. Other components, as well as the related functionality, of the arrangement 200 are omitted in order not to obscure the concepts presented herein.

[0078] FIG. 8 schematically illustrates, in terms of a number of functional modules, the components of an arrangement 200 according to an embodiment. The arrangement 200 of FIG. 8 comprises a detect module 210a configured to perform step S102 and a determine module 210b configured to perform step S104. In general terms, each functional module 210a-210b may in one embodiment be implemented only in hardware and in another embodiment with the help of software, i.e., the latter embodiment having computer program instructions stored on the storage medium 230 which when run on the processing circuitry makes the arrangement 200 perform the corresponding steps mentioned above in conjunction with FIG. 9. It should also be mentioned that even though the modules correspond to parts of a computer program, they do not need to be separate modules therein, but the way in which they are implemented in software is dependent on the programming language used. Preferably, one or more or all functional modules 210a-210b may be implemented by the processing circuitry 210, possibly in cooperation with the communications interface 220 and/or the storage medium 230. The processing circuitry 210 may thus be configured to from the storage medium 230 fetch instructions as provided by a functional module 210a-210b and to execute these instructions, thereby performing any steps as disclosed herein.

[0079] The arrangement 200 may be provided as a standalone device or as a part of at least one further device. Thus, a first portion of the instructions performed by the arrangement 200 may be executed in a first device, and a second portion of the of the instructions performed by the arrangement 200 may be executed in a second device; the herein disclosed embodiments are not limited to any particular number of devices on which the instructions performed by the arrangement 200 may be executed. Hence, the methods according to the herein disclosed embodiments are suitable to be performed by an arrangement 200 residing in a cloud computational environment. Therefore, although a single processing circuitry 210 is illustrated in FIG. 7 the processing circuitry 210 may be distributed among a plurality of devices, or nodes. The same applies to the functional modules 210a-210b of FIG. 8 and the computer program 920 of FIG. 9 (see below).

[0080] In some aspects the arrangement 200 is part of an Intelligent Electronic Device (IED) such as a protective relay. Thus, according to an embodiment there is provided an IED comprising an arrangement 200 as herein disclosed. In some aspects the arrangement 300 is part of the IED.

[0081] FIG. 9 shows one example of a computer program product 910 comprising computer readable storage medium 930. On this computer readable storage medium 930, a computer program 920 can be stored, which computer program 920 can cause the processing circuitry 210 and thereto operatively coupled entities and devices, such as the communications interface 220 and the storage medium 230, to execute methods according to embodiments described herein. The computer program 920 and/or computer program product 910 may thus provide means for performing any steps as herein disclosed.

[0082] In the example of FIG. 9, the computer program product 910 is illustrated as an optical disc, such as a CD (compact disc) or a DVD (digital versatile disc) or a Blu-Ray disc. The computer program product 910 could also be embodied as a memory, such as a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM), or an electrically erasable programmable read-only memory (EEPROM) and more particularly as a non-volatile storage medium of a device in an external memory such as a USB (Universal Serial Bus) memory or a Flash memory, such as a compact Flash memory. Thus, while the computer program 920 is here schematically shown as a track on the depicted optical disk, the computer program 920 can be stored in any way which is suitable for the computer program product 910.

[0083] The inventive concept has mainly been described above with reference to a few embodiments. However, as is readily appreciated by a person skilled in the art, other embodiments than the ones disclosed above are equally possible within the scope of the inventive concept, as defined by the appended patent claims. For example, although the power system in FIG. 1 has two terminals E1 and E2, the herein disclosed embodiments are equally applicable to a power system 100 having multiple terminals.