Radiation Hardened Infrared Focal Plane Array
20230008594 · 2023-01-12
Inventors
Cpc classification
H01L2224/13024
ELECTRICITY
H01L2224/0401
ELECTRICITY
H01L2924/00012
ELECTRICITY
H01L31/02002
ELECTRICITY
H01L2924/00014
ELECTRICITY
H01L24/02
ELECTRICITY
H01L2224/05548
ELECTRICITY
H01L2224/13023
ELECTRICITY
H01L2924/00014
ELECTRICITY
H01L31/0352
ELECTRICITY
H01L2924/00012
ELECTRICITY
International classification
H01L31/0352
ELECTRICITY
Abstract
An FPA includes a substrate; a plurality of spaced-apart implant regions deposited in the substrate; a plurality of supplemental metal contacts, one supplemental metal contact of the plurality of supplemental metal contacts electrically connected to one implant region of the plurality of implant regions; a plurality of metal conductors electrically connecting the plurality of supplemental metal contacts; and a primary metal contact, electrically connected to the plurality of supplemental metal contacts by at least one of the metal conductors of the plurality of metal conductors. The pixel can include an Indium bump electrically connected to the primary metal contact.
Claims
1. A pixel for an FPA comprising: a substrate; a plurality of spaced-apart implant regions deposited in the substrate; a plurality of spaced-apart metal contacts, one spaced-apart metal contact of the plurality of spaced-apart metal contacts electrically connected to one implant region of the plurality of implant regions; a plurality of metal conductors, one metal conductor of the plurality of metal conductors electrically connected to two spaced-apart metal contacts of the plurality of spaced-apart metal contacts; a central metal contact, electrically connected to the plurality of spaced-apart metal contacts by at least one of the metal conductor of the plurality of metal conductors; and an Indium bump electrically connected to the central metal contact.
2. The pixel according to claim 1, further comprising a passivation layer over the substrate and etched in passivation etch regions over the implant regions, the metal contacts formed or deposited within the passivation etch regions.
3. A pixel for an FPA comprising: a substrate; a plurality of spaced-apart implant regions deposited in the substrate; a plurality of supplemental metal contacts, one supplemental metal contact of the plurality of supplemental metal contacts electrically connected to one implant region of the plurality of implant regions; a plurality of metal conductors electrically connecting the plurality of supplemental metal contacts; and a primary metal contact, electrically connected to the plurality of supplemental metal contacts by at least one of the metal conductors of the plurality of metal conductors.
4. The pixel according to claim 3, further comprising an Indium bump electrically connected to the primary metal contact.
5. The pixel according to claim 3, further comprising a passivation layer over the substrate and etched-in passivation etch regions over the implant regions, the supplemental metal contacts formed or deposited within the passivation etch regions.
Description
BRIEF DESCRIPTION OF THE DRAWINGS
[0018]
[0019]
[0020]
[0021]
DETAILED DESCRIPTION
[0022] While various embodiments of the present invention have been described, it should be understood that other modifications and alternatives can be made without departing from the spirit and scope of the invention which should be determined from the appended claims. It is to be understood that no limitation with respect to the specific apparatus illustrated herein is intended or should be inferred.
[0023] This application incorporates by reference U.S. patent application Ser. No. 17/354,859, filed Jun. 22, 2021 and U.S. Ser. No. 63/214,556 filed Jun. 24, 2021.
[0024] A method of fabricating infrared detector arrays makes individual pixels “radiation hard.” A modified pixel design, compared to
[0025] An additional advantage of the design is that the Indium bump is not concentric to the device active region. This eliminates potential defect formation in the device active region when hybridized by flip-chip bonding.
[0026]
[0027] The pixel can be hybridized to a readout integrated circuit (ROIC) by hybridizing by “flip chip bonding.” Hybridizing by flip chip bonding is described for example in U.S. patent application Ser. No. 17/354,859, filed Jun. 22, 2021, particularly with regard to FIGS. 2(a)-2(e) and FIG. 2AA therein, the application herein incorporated by reference.
[0028] While this invention is susceptible of embodiment in many different forms, there are shown in the drawings, and will be described herein in detail, specific embodiments thereof with the understanding that the present disclosure is to be considered as an exemplification of the principles of the invention and is not intended to limit this invention to the specific embodiments illustrated.