Device and method for managing the current consumption of an integrated module

Abstract

An electronic device includes a logic circuit and an auxiliary circuit. The logic circuit includes a first terminal coupled to a supply voltage terminal, a second terminal intended coupled to a reference voltage terminal and an output terminal configured to deliver a signal in a high state or a low state. The auxiliary circuit is coupled between the first terminal and the second terminal and is configured to randomly generate or not generate an additional current between the first terminal and the second terminal on each change of state of the signal on the output terminal.

Claims

1. A method for managing current consumption of a logic circuit coupled between a first supply terminal and a second supply terminal, the method comprising: receiving an input signal at an input terminal of the logic circuit; producing an output signal at an output terminal of the logic circuit; at a first time, causing the output signal to transition from a first state to a second state while generating an additional current between the first supply terminal and the second supply terminal; and at a second time, causing the output signal to transition from the first state to the second state without generating the additional current.

2. The method of claim 1, further comprising: receiving a control signal; and determining whether to generate the additional current during a transition from the first state to the second state based on the control signal.

3. The method of claim 2, wherein the control signal is a pseudorandom signal.

4. The method of claim 2, further comprising determining whether the additional current comprises a first current peak or a second current peak based on the control signal, wherein the second current peak is different than the first current peak.

5. The method of claim 2, wherein generating the additional current comprises: controlling a first auxiliary transistor with the output signal; controlling a second auxiliary transistor with the control signal; and controlling a third auxiliary transistor with the input signal.

6. The method of claim 5, wherein the third auxiliary transistor is coupled between the first auxiliary transistor and the second auxiliary transistor.

7. The method of claim 5, wherein the first, second, and third auxiliary transistors are coupled in series.

8. The method of claim 1, wherein the first state is a high state and the second state is a low state.

9. The method of claim 8, wherein the high state corresponds to a voltage of about 3 V, and the low state corresponds to a voltage of about 0 V.

10. The method of claim 1, wherein the logic circuit comprises an inverter, a NAND gate, or a NOR gate.

11. The method of claim 1, wherein the logic circuit comprises a latch.

12. The method of claim 1, wherein the logic circuit comprises shift register.

13. A method for managing current consumption of a logic circuit coupled between a first supply terminal and a second supply terminal, the method comprising: receiving an input signal at an input terminal of the logic circuit; producing an output signal at an output terminal of the logic circuit; receiving a control signal; and generating an additional current between the first supply terminal and the second supply terminal each time the output signal transitions from a first state to a second state, wherein a magnitude of the additional current is based on the control signal.

14. The method of claim 13, wherein the control signal is a pseudorandom signal.

15. A circuit comprising: a logic circuit coupled between a first supply terminal and a second supply terminal and comprising an input terminal configured to receive an input signal, and an output terminal configured to produce an output signal; and an auxiliary circuit coupled between the first supply terminal and the second supply terminal and comprising an input terminal configured to receive a control signal, the auxiliary circuit configured to generate an additional current between the first supply terminal and the second supply terminal when the output signal transitions from a first state to a second state, wherein a magnitude of the additional current is based on the control signal.

16. The circuit of claim 15, wherein the logic circuit comprises an inverter, a NAND gate, or a NOR gate.

17. The circuit of claim 15, wherein the logic circuit comprises: a first inverter having an input terminal coupled to the input terminal of the logic circuit, and an output terminal coupled to the output terminal of the logic circuit; and a second inverter having an input terminal coupled to the output terminal of the first inverter, and an output terminal coupled to the input terminal of the first inverter.

18. The circuit of claim 17, wherein the auxiliary circuit is further configured to generate a second additional current between the first supply terminal and the second supply terminal based on the control signal when an output signal of the second inverter transitions from the first state to the second state.

19. The circuit of claim 17, wherein the auxiliary circuit is further configured to generate a second additional current between the first supply terminal and the second supply terminal based on a second control signal different from the control signal when an output signal of the second inverter transitions from the first state to the second state.

20. The circuit of claim 19, wherein the control signal and the second control signal are pseudorandom signals.

21. The circuit of claim 17, wherein the first inverter and the second inverter are part of a shift register.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) Other advantages and features of the invention will become apparent on examining the detailed description of implementations and embodiments of the invention, which implementations and embodiments are in no way limiting, and the appended drawings, in which:

(2) FIG. 1, which was described above, illustrates a conventional inverter logic circuit; and

(3) FIGS. 2 to 8 illustrate implementations and embodiments of the invention.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

(4) FIG. 2 schematically illustrates from an electrical point of view an integrated circuit CI including an electronic device incorporating a module MS containing a logic circuit CL including an input terminal E and an output terminal S and coupled to an auxiliary module MDX.

(5) The logic circuit CL and the auxiliary module MDX are both coupled between a first terminal B1 intended to receive a supply voltage Vdd, and a second terminal B2 intended to receive a reference voltage, ground GND for example here.

(6) The logic circuit CL is here an inverter INV that conventionally includes a first PMOS transistor TP1 and a first NMOS transistor TN2 that are mounted in series between the first terminal B1 and the second terminal B2.

(7) The inverter INV includes the input terminal E, which is coupled to the gate of the first PMOS transistor TP1 and to the gate of the first NMOS transistor TN1, and the output terminal S, which is coupled between the first NMOS transistor TN1 and the first PMOS transistor TP1.

(8) The output terminal S may here be coupled to the input of another component of the integrated circuit CI (not shown), for example to another inverter. This coupling may generate parasitic capacitances, due in particular to the gate capacitance of the other inverter. In FIG. 1, this parasitic capacitance has been represented by a first capacitor C1.

(9) The auxiliary module MDX includes an auxiliary circuit AUX including an auxiliary input EAX, and a pseudorandom signal generator RDM coupled to the auxiliary input EAX of the auxiliary circuit AUX.

(10) The pseudorandom signal generator RDM, which is of conventional structure known per se, is configured to generate a signal that may randomly be in a high state or in a low state. This generator RDM may be specific to the module MS, or be common to other modules of the integrated circuit.

(11) The auxiliary circuit AUX here includes a first auxiliary transistor TP2, here a PMOS transistor, and a second auxiliary transistor TN2, here an NMOS transistor, which are coupled in series between the first terminal B1 and the second terminal B2.

(12) A first intermediate transistor TN3, here an NMOS transistor, is coupled between the first auxiliary transistor TP2 and the second auxiliary transistor TN2.

(13) The gate of the first intermediate transistor TN3 is coupled to the input terminal E of the inverter INV, and the gate of the second auxiliary transistor TN2 is coupled to the output terminal S of the inverter INV.

(14) The gate of the first auxiliary transistor TP2 forms the auxiliary input EAX and is therefore coupled to the pseudorandom signal generator RDM.

(15) The auxiliary circuit AUX is here coupled to another module of the integrated circuit CI, for example to an inverter (not shown), and this coupling may generate a parasitic capacitance that has been represented in FIG. 2 by a second capacitor C2.

(16) Initially, the input terminal E of the integrated circuit receives a signal in the high state, for example a voltage of 3 V; therefore, the first PMOS transistor TP1 is turned off and the first NMOS transistor TN1 is turned on.

(17) The output terminal S then delivers a signal in the low state, for example a zero voltage. The second auxiliary transistor TN2 is therefore in an off state.

(18) Furthermore, since the first intermediate transistor TN3 is coupled to the input terminal E, it is in an on state.

(19) On a first transition, i.e., when the signal on the input E passes to a low state, the first PMOS transistor TP1 passes to an on state and the first NMOS transistor TN1 passes to an off state. The signal delivered by the output terminal S therefore passes from a low state to a high state.

(20) The first capacitor C1 then charges by virtue of the flow of a first charging current peak flowing between the first terminal B1 and ground GND, through the first PMOS transistor TP1 and the first capacitor C1.

(21) Furthermore, simultaneously switching the first NMOS transistor TN1 and the first PMOS transistor TP1 causes a first short-circuit current peak to flow, between the first terminal B1 and the second terminal B2, through the first PMOS transistor TP1 and the first NMOS transistor TN1.

(22) On a second transition, i.e. when the signal on the input terminal E passes back to a high state, the first PMOS transistor TP1 passes to an off state and the first NMOS transistor TN1 passes to an on state. The signal delivered by the output terminal S then passes from a high state to a low state.

(23) The first capacitor C1 then discharges through the first NMOS transistor TN1.

(24) Again, simultaneously switching the first NMOS transistor TN1 and the first PMOS transistor TP1 causes a second short-circuit current peak to flow, between the first terminal B1 and the second terminal B2, through the first PMOS transistor TP1 and the first NMOS transistor TN1.

(25) Thus, during the first transition, the logic circuit CL consumes a current equal to the sum of the first charging current peak and the first short-circuit current peak, and during the second transition, the logic circuit CL consumes a lower current, equal to the second short-circuit current peak.

(26) During a side-channel analysis, this difference in consumption allows the behavior of the circuit to be analyzed, in the absence of the auxiliary circuit AUX.

(27) The presence of this auxiliary circuit allows the consumption of the logic circuit CL to be masked, as will now be explained.

(28) During the second transition, since the first intermediate transistor TN3 is coupled to the input terminal E, it passes to an on state.

(29) The second auxiliary transistor TN2, the gate of which is coupled to the output terminal S, passes to an off state.

(30) Since the gate of the first auxiliary transistor TP2 is coupled to the pseudorandom signal generator RDM, the first auxiliary transistor TP2 may either change state if the signal generated by the generator RDM changes state, for example passing from a high state to a low state or from a low state to a high state, or preserve its state if the signal generated by the generator RDM does not change state.

(31) Furthermore, if the first auxiliary transistor TP2 changes state, then the simultaneous switching of the first auxiliary transistor TP2, the second auxiliary transistor TN2 and the first intermediate transistor TN3 causes a third current peak to flow between the first terminal B1 and the second terminal B2, through these three transistors.

(32) If this change of state corresponds to passage from the off state to the on state, then a second charging current peak flows between the first terminal B1 and ground so as to charge the second capacitor C2.

(33) If the signal delivered by the pseudorandom signal generator preserves a high state, then the first auxiliary transistor TP2 was in an off state and remains in an off state, and no current peak flows through the auxiliary circuit AUX.

(34) If the signal delivered by the pseudorandom signal generator RDM preserves a low state, then the first auxiliary transistor TP2 preserves its on state, and the simultaneous switching of the second auxiliary transistor TN2 and the first intermediate transistor TN3 generates a fourth short-circuit current peak between the first terminal B1 and the second terminal B2.

(35) Thus, during the second transition, i.e. when the signal delivered by the output terminal S passes from a high state to a low state, the following are randomly generated:

(36) a current peak equal to the sum of the second charging current peak and the third short-circuit current peak;

(37) the fourth current peak; or

(38) no current peak.

(39) The current consumption of the logic circuit CL is therefore masked, and it is more difficult for an outside attacker to determine the nature of the operations performed by the module MS of the circuit CI by studying current consumption.

(40) During the first transition, i.e. when the signal delivered on the output terminal S passes from a low state to a high state, only short-circuit current peaks are generated by the auxiliary circuit AUX.

(41) The embodiment of the invention described above is compatible with sequential logic circuits. In particular, FIG. 3 illustrates a latch LT1 including two modules MS1 and MS2 having a structure analogous to that described above with reference to FIG. 2.

(42) The first module MS1 and the second module MS2 each respectively include an input E1 and E2 and an auxiliary input EAX1 and EAX2.

(43) In FIG. 3, each module MS1, MS2 is represented by a conventional inverter symbol comprising an auxiliary input EAX1 and EAX2 coupled to the pseudorandom signal generator RDM common to the two inverters.

(44) As illustrated in FIG. 4, it is also possible to couple a plurality of latches LT1, LT2 in series so as to form a shift register RD, while preserving a single common pseudorandom signal generator connected to the inputs EAX11, EAX12, EAX21 and EAX22, or using a different pseudorandom signal generator for each input.

(45) It is also possible to use a parallel pseudorandom generator to generate a number of bits respectively assigned to the various latches so as to further increase the complexity of the noise.

(46) FIG. 5 illustrates one embodiment, in which the logic circuit CL is a NAND gate 4, including a first input terminal E1 and a second input terminal E2.

(47) The NAND gate 4 conventionally includes two PMOS transistors T1 and T2 that are coupled in parallel, the pair of transistors T1 and T2 being mounted in series with two NMOS transistors T3 and T4 between the first terminal B1 and the second terminal B2.

(48) Each of the input terminals E1 and E2 is coupled to the gate of one of the PMOS transistors T1 and T2 and to the gate of one of the NMOS transistors T3 and T4.

(49) The auxiliary circuit AUX is modified with respect to the preceding embodiment so as to comprise a second intermediate transistor TN4 coupled between the first intermediate transistor TN3 and the second auxiliary transistor TN2.

(50) The gate of the first intermediate transistor TN3 is coupled to the first input terminal E1, and the gate of the second intermediate transistor TN4 is coupled to the second input terminal E2.

(51) Thus, during a transition of the signal present on the output terminal S, i.e. when the pair of signals on the pair of input terminals E1-E2 passes from a low-low, low-high, or high-low state to a high-high state, or vice versa, then the first intermediate transistor TN3, the second intermediate transistor TN4 and the second auxiliary transistor TN2 change state.

(52) Furthermore, if the first auxiliary transistor TP2, via the pseudorandom signal generator RDM, changes state, or if it preserves an on state, a current peak flows between the first terminal B1 and the second terminal B2. The size of this current peak depends on the nature of the way in which the transistors of the auxiliary circuit AUX are switched.

(53) More particularly, when the pair of signals on the pair of input terminals E1-E2 passes from a low-low, low-high or high-low state to a high-high state, and if the first auxiliary transistor TP2, via the pseudorandom signal generator RDM, passes from a low state to a high state, then a charging current peak flows between the first terminal B1 and ground so as to charge the second capacitor C2.

(54) Thus during certain transitions only, and therefore randomly, a noise signal is generated making it more difficult to determine the operations performed.

(55) FIG. 6 illustrates one embodiment of the invention in which the logic circuit CL is a NOR gate 5 including the first input terminal E1 and a second input terminal E2.

(56) The NOR gate 5 conventionally differs from the NAND gate 4 of FIG. 5 in that the two PMOS transistors T1 and T2 are coupled in series and the two NMOS transistors T3 and T4 are coupled in parallel, the two transistor pairs T1-T2 and T3-T4 being coupled in series to each other.

(57) In this embodiment, the auxiliary circuit AUX is modified with respect to the embodiment described above with reference to FIG. 4 so that a third auxiliary transistor TP3, here a PMOS transistor, and the second intermediate transistor TN4 are mounted in series between the first terminal B1 and the second NMOS transistor TN2, and so as to be mounted in parallel with the first auxiliary transistor TP2 and the first intermediate transistor TN3.

(58) The gate of the first auxiliary transistor TP2 and the gate of the third auxiliary transistor TP3 are coupled to the pseudorandom signal generator RDM.

(59) The gate of the first intermediate transistor TN3 is coupled to the first input terminal E1 and the gate of the second intermediate transistor TN4 is coupled to the second input terminal E2.

(60) Thus, during a transition of the signal on the output terminal S of the NOR gate 5, i.e. a transition of the pair of signals on the pair of inputs E1-E2 from a low-low state to a low-high, high-low or high-high state, or vice versa, then the first intermediate transistor TN3 and/or the second intermediate transistor TN4 change state.

(61) Furthermore, if the first auxiliary transistor TP2 and the third auxiliary transistor TP3, via the pseudorandom signal generator RDM, change state, or if they preserve an on state, a current peak flows between the first terminal B1 and the second terminal B2.

(62) More particularly, during a transition of the pair of signals on the pair of inputs E1-E2 from a low-low state to a low-high, high-low or high-high state, and if the first auxiliary transistor TP2 and the third auxiliary transistor TP3 pass from an off state to an on state, then a charging current peak flows between the terminal B1 and ground GND, so as to charge the second capacitor C2.

(63) The integrated electronic circuit CI described above and illustrated in FIGS. 2 to 6 may conventionally be integrated into a system comprising a processing unit, conventionally into a processing unit of a chip card, a computer, or a mobile phone terminal, which require secure operations to be implemented.

(64) FIGS. 7 and 8 illustrate computational systems including secure processing units in which integrated circuits CI according to one embodiment of the invention are incorporated. FIG. 7 illustrates a chip card CP and FIG. 8 illustrates a laptop computer CMP. The chip card CP and the laptop computer CMP for example include a microprocessor including an integrated circuit according to one embodiment of the invention.