METHOD AND APPARATUS PROVIDING PIXEL ARRAY HAVING AUTOMATIC LIGHT CONTROL PIXELS AND IMAGE CAPTURE PIXELS

Abstract

A pixel array uses two sets of pixels to provide accurate exposure control. One set of pixels provide continuous output signals for automatic light control (ALC) as the other set integrates and captures an image. ALC pixels allow monitoring of multiple pixels of an array to obtain sample data indicating the amount of light reaching the array, while allowing the other pixels to provide proper image data. A small percentage of the pixels in an array is replaced with ALC pixels and the array has two reset lines for each row; one line controls the reset for the image capture pixels while the other line controls the reset for the ALC pixels. In the columns, at least one extra control signal is used for the sampling of the reset level for the ALC pixels, which happens later than the sampling of the reset level for the image capture pixels.

Claims

1. (canceled)

2. An image processing system, comprising: an array of pixels including: a plurality of imaging pixels, each imaging pixel in the plurality configured to transfer charge to a corresponding charge storage region after an integration period, and an automatic light control (ALC) pixel for providing a light control pixel signal based, at least in part, on charge transferred to a charge storage region of the ALC pixel; and at least one processor configured to adjust a time interval of the integration period based, at least in part, on the light control pixel signal.

3. The image processing system of claim 2, wherein the at least one processor is configured to adjust the time interval of the integration period based, at least in part, on a comparison of the sampled light control pixel signal to a predetermined voltage level.

4. The image processing system of claim 3, wherein: the array of pixels is arranged in rows and columns; and for an individual column of the array of pixels that includes the ALC pixel, the at least one processor is further configured to compare the light control pixel signal to the predetermined voltage level.

5. The image processing system of claim 2, wherein: the array of pixels is arranged in rows and columns; and the at least one processor is further configured to: extract a common average reset level corresponding to the ALC pixel; for an individual column of the array of pixels that includes the ALC pixel, sample the light control pixel signal; convert the extracted common average reset level and the sampled light control pixel signal into an ALC signal; and adjust the time interval of the integration period based, at least in part, on the ALC signal.

6. The image processing system of claim 2, wherein the at least one processor is further configured to: calculate an average output voltage for a group of the plurality of imaging pixels surrounding the ALC pixel; and calculate an applied gain factor for the ALC pixel based on a ratio of the average output voltage for the group of the plurality of imaging pixels to an average output voltage of the ALC pixel.

7. The image processing system of claim 2, wherein: the ALC pixel is a three-transistor pixel; and the ALC pixel includes a photosensor for providing charge to the charge storage region of the ALC pixel, a reset transistor, a source follower transistor, and a row select transistor.

8. The image processing system of claim 2, wherein: the ALC pixel is a four-transistor pixel; and the ALC pixel includes a photosensor for providing charge to the charge storage region of the ALC pixel, a reset transistor, a source follower transistor, a row select transistor, and a transfer transistor for transferring charge from the photosensor to the charge storage region of the ALC pixel.

9. The image processing system of claim 8, wherein the transfer transistor is always activated such that the ALC pixel is operated in a three-transistor mode.

10. The image processing system of claim 2, wherein the array of pixels further comprises (i) a first reset line for resetting the plurality of imaging pixels and (ii) a second reset line for resetting the ALC pixel.

11. The image processing system of claim 10, wherein: the array of pixels further comprises a control circuit for providing a first reset signal on the first reset line and for providing a second reset signal on the second reset line; and the control circuit is configured to provide the first reset signal on the first reset line at a different time than providing the second reset signal on the second reset line.

12. A method of controlling an imager comprising an array of pixels, the array of pixels including a plurality of imaging pixels and an automatic light control (ALC) pixel, the method comprising: operating the ALC pixel to obtain a light control pixel signal; adjusting a time interval of an integration period based, at least in part, on the light control pixel signal; and operating imaging pixels of the plurality to obtain a set of image pixel signals, wherein operating the imaging pixels of the plurality includes transferring charge on each of the imaging pixels of the plurality to a corresponding charge storage region after the integration period.

13. The method of claim 12, wherein adjusting the time interval of the integration period includes adjusting the time interval of the integration period based, at least in part, on a comparison of the light control pixel signal to a predetermined voltage level.

14. The method of claim 13, wherein: the array of pixels is arranged in rows and columns; and the method further comprises, for an individual column of the array of pixels that includes the ALC pixel, comparing the light control pixel signal to the predetermined voltage level.

15. The method of claim 12, wherein: the array of pixels is arranged in rows and columns; and the method further comprises extracting a common average reset level corresponding to the ALC pixel, for an individual column of the array of pixels that includes the ALC pixel, sampling the light control pixel signal, converting the extracted common average reset level and the sampled light control pixel signal into an ALC signal, and adjusting the time interval of the integration period based, at least in part, on the ALC signal.

16. The method of claim 12, further comprising: calculating an average output voltage for a group of the imaging pixels of the plurality of imaging pixels that surround the ALC pixel; and calculating an applied gain factor for the ALC pixel based on a ratio of the average output voltage for the group to an average output voltage of the ALC pixel.

17. The method of claim 12, wherein operating the ALC pixel includes continuously activating a transfer transistor of the ALC pixel.

18. The method of claim 12, wherein operating the ALC pixel includes continuously transferring charge to a charge storage region of the ALC pixel during charge integration.

19. The method of claim 12, further comprising: resetting the imaging pixels of the plurality via a first reset line electrically coupled to a respective reset transistor of each of the imaging pixels in the plurality; and resetting the ALC pixel via a second reset line electrically coupled to a reset transistor of the ALC pixel.

20. The method of claim 19, wherein resetting the ALC pixel includes resetting the ALC pixel at a different time than resetting the imaging pixels of the plurality.

21. The method of claim 12, wherein: the array of pixels is arranged in rows and columns; and the method further comprises: resetting the imaging pixels of the plurality via a first reset line electrically coupled to a respective reset transistor of each of the imaging pixels in the plurality; and using an estimated reset level for the ALC pixel, wherein the estimated reset level is extracted from a pixel row of the array of pixels that does not include the ALC pixel.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0019] The foregoing and other advantages and features of the invention will become more apparent from the detailed description of the exemplary embodiments provided below with reference to the accompanying drawings, in which:

[0020] FIG. 1 is a block diagram of a CMOS imager;

[0021] FIG. 2 is a block diagram of a CMOS imager constructed in accordance with an embodiment of the invention;

[0022] FIG. 3 is a schematic diagram for a section of a row in a pixel array constructed in accordance with an embodiment of the invention;

[0023] FIG. 4 is a schematic diagram for a section of a row in a pixel array constructed in accordance with another embodiment of the invention;

[0024] FIG. 5 is an exemplary timing diagram for a CMOS imager constructed in accordance with an embodiment of the invention;

[0025] FIG. 6 is a plan view of a section of a pixel array constructed in accordance with an embodiment of the invention; and

[0026] FIG. 7 is a block diagram for a processor-base system constructed in accordance with an embodiment of the invention.

DETAILED DESCRIPTION

[0027] In the following detailed description, reference is made to the accompanying drawings, which form a part hereof and show by way of illustration specific exemplary embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized, and that structural, logical, and electrical changes may be made without departing from the spirit and scope of the present invention. The described-progression of processing and operating steps exemplifies embodiments of the invention; however, the sequence of steps is not limited to that set forth herein and may be changed as is known in the art, with the exception of steps necessarily occurring in a certain order.

[0028] The terms pixel and pixel cell, as used herein, refer to a photo element unit cell containing a photo-conversion device and associated circuitry for converting photons to an electrical signal. The pixels discussed herein are illustrated and described with reference to using three transistor (3T) and four transistor (4T) pixel circuits for the sake of example only. It should be understood that the invention may be used with respect to other imaging pixel arrangements having more (e.g., 5T, 6T) than four transistors or with pixel arrangements using devices other than transistors to provide output signals. Accordingly, in the following discussion it should be noted that whenever 4T pixels are discussed, pixels having additional transistors, used for example, for an anti-blooming, conversion gain, or shutter gate may be used. Likewise, although 3T pixels are discussed for providing automatic light control, it should be noted that any pixel that enables the integrating charge on a photosensor to be read during a charge integration period may be used. The following detailed description is, therefore, not to be taken in a limiting sense.

[0029] Referring to the figures, where like reference numbers designate like elements, FIG. 2 shows an exemplary imager 110 having an automatic light control function constructed in accordance with the invention. The imager 110 includes a pixel array 120 containing 4T pixels and a small percentage of 3T pixels (or 4T pixels operated in 3T mode with the transfer transistors always turned on, as discussed below in more detail) for automatic light control. Each row of the pixel array 120 has two reset lines 131, 133 controlling the reset operations for the pixels of the row; reset line 131, for example, may control the reset of the 3T pixels in the row, while reset line 133, for example, may control the reset of the 4T pixels in the row. The row lines are selectively activated by the row driver 132 in response to row address decoder. A column is also addressed and selected for pixel readout. Thus, a row and column address is provided for each pixel.

[0030] The CMOS imager 110 is operated by the control circuit 140, which controls address decoders 130, 134 for selecting the appropriate row and column lines for pixel readout, and row and column driver circuitry 132, 136, which apply driving voltage to the drive transistors for the selected row and column lines.

[0031] Each column contains sampling capacitors and switches in a sample and hold (S/H) circuit 138 associated with the column driver 136 that reads a pixel reset signal Vrst and a pixel image signal Vsig for selected pixels. A differential signal (Vrst-Vsig) is produced by differential amplifier 140 for each pixel. The signal is digitized by analog-to-digital converter 145 (ADC). The analog-to-digital converter 145 supplies the digitized pixel signals to an image processor 150, which forms a digital image output 152.

[0032] As mentioned above, pixel array 120 contains 4T pixels and a small percentage of 3T pixels. For example, approximately 1% of the pixels in array 120 are 3T pixels. 4T pixels provide low dark current and true correlated double sampling and are imaging pixels. 3T pixels are ideally suited for automatic light control, which is the ability to monitor the signal level so that exposure time can be well-controlled for each frame without altering the image signal.

[0033] The 3T and 4T pixels typically are not reset at the same time. To accommodate the two types of pixels having different reset times, two reset lines 131, 133 for each row are routed into the pixel array 120. The two reset lines 131, 133 are routed to each array row, although each pixel in a row is only connected to one of the two reset lines 131, 133, depending on whether the pixel is a 3T pixel or a 4T pixel. The 3T pixels are connected to reset line 131 and the 4T pixels are connected to reset line 133.

[0034] While the reset level must be sampled at different times, the image signal level can be sampled at the same time for both 3T and 4T pixels. Therefore, extra logic is introduced in the column circuitry to enable different reset level sampling times.

[0035] The connections of 3T and 4T pixels of pixel array 120 to reset and column lines are shown in FIGS. 3 and 4. An exemplary embodiment of the invention depicted in FIG. 3 combines the 4T pixel 70 with a 3T pixel 60 in the same row described below. The 3T pixel comprises a reset transistor 61, source follower transistor 62, and a row select transistor 63 and can be formed by any suitable method. The 4T pixel 70 comprises transfer transistor 76, reset transistor 71, source follower transistor 72, and a row select transistor 73. In other embodiments of the invention, these pixels may employ more transistors than the illustrated 3T and 4T design (5T, 6T, etc.). Similarly, other embodiments could provide pixel arrangements using devices other that transistors to provide output signals; another alternative includes a capacitor (not shown) electrically coupled to the floating diffusion regions 64, 74 for assisting the floating diffusion regions 64, 74 in storing the transferred charges, adjusting the conversion gain of the pixel, and/or to make the pixel response more linear.

[0036] A photosensor 65 converts incident light into charge. A floating diffusion region 64 receives charge from the photosensor 65 and is connected to the reset transistor 61 and the gate of the source follower transistor 62. The source follower transistor 62 outputs at different times a reset signal V.sub.rst and an image signal V.sub.sig (collectively shown in FIG. 3 as Vout). Vout (either V.sub.rst or V.sub.sig) represents the charge present at the floating diffusion region 64 which is provided to a sample and hold circuit 138 (FIG. 2) when the row select transistor 63 is turned on. The reset transistor 61 resets the floating diffusion region 64 to a known potential after transfer of charge from the photosensor 65 (when RST-1 is applied). The photosensor 65 may be a photodiode, a photogate, a photoconductor, or other type of photosensor. For ALC operation, it is not necessary to output a reset sample V.sub.n, from the 3T pixel. The reset level may also come from an extra pixel row (not shown) where an estimated reset level has been extracted. Alternatively, the row select transistor 63 may be operated to only output V.sub.sig as the output signal Vout.

[0037] Imaging pixel 70 is a four transistor (4T) pixel. The four transistors include a transfer transistor 76, reset transistor 71, source follower transistor 72, and a row select transistor 73. A photosensor 75 converts incident light into charge. A floating diffusion region 74 receives charge from the photosensor 75 through the transfer transistor 76 (when activated by control signal TG) and is connected to the reset transistor 71 and the gate of the source follower transistor 72. The source follower transistor 72 outputs a reset signal V.sub.rst and an image signal V.sub.sig (collectively shown as Vout). Vout represents the charge present in the floating diffusion region 74 which is provided to a sample and hold circuit 138 (FIG. 2) when the row select transistor 73 is turned on. The reset transistor 71 resets the floating diffusion region 74 to a known potential prior to transfer of charge from the photosensor 75 (when RST-2 is applied). Similar to photosensor 65, the photosensor 75 may be a photodiode, a photogate, a photoconductor, or other type of photosensor.

[0038] The two pixels 60, 70 are provided in the same row having reset lines 131, 133. Reset transistor 61 of pixel 60 is connected to reset line 131, which controls the reset transistor for all 3T pixels in the row. Reset transistor 71 of pixel 70 is connected to reset line 133, which controls the reset transistor for all 4T pixels in the row.

[0039] FIG. 4 is a schematic diagram of two pixels 80, 70 in a single row of another embodiment of pixel array 120. Pixels 80, 70 are both 4T pixels. Pixel 70 is as described above with respect to FIG. 3. Pixel 80 is a four transistor (4T) pixel that is operated in 3T mode. The four transistors of pixel 80 include a transfer transistor 86, reset transistor 81, source follower transistor 82, and a row select transistor 83. Transfer transistor 86 is always turned on to operate the pixel 80 in 3T mode. A photosensor 85 converts incident light into charge. A floating diffusion region 84 receives charge from the photosensor 85 through the activated transfer transistor 86 and is connected to the reset transistor 81 and the gate of the source follower transistor 82. The source follower transistor 82 outputs a reset signal V.sub.rst and an image signal V.sub.sig (collectively shown in FIG. 3 as Vout). Vout (either V.sub.rst or V.sub.sig) represents the charge present at the floating diffusion region 84 to a sample and hold circuit 138 (FIG. 2) when the row select transistor 83 is turned on. The reset transistor 81 resets the floating diffusion region 84 to a known potential prior to transfer of charge from the photosensor 85. Similar to pixel 70, the photosensor 85 may be a photodiode, a photogate, a photoconductor, or other type of photosensor. Also, like the FIG. 3 3T pixel, pixel 80 may be operated so that only the image signal V.sub.sig is output and sampled for ALC operation.

[0040] As described above with respect to FIG. 3, the two pixels 80, 70 are provided in the same row having reset lines 131, 133. Reset transistor 81 of pixel 80 is connected to reset line 131, which controls the reset transistor for all 4T pixels in the row that are operated in 3T mode. Reset transistor 71 of pixel 70 is connected to reset line 133, which controls the reset transistor for all 4T pixels in the row that are operated in 4T mode. Therefore, pixel 80 and pixel 70 may be reset at different times.

[0041] The reset timing of the pixels 60, 70 of FIG. 3 is illustrated in FIG. 5. FIG. 5 is an exemplary timing diagram for a row having 3T pixels and 4T pixels, as controlled by the timing and control circuit 140. For simplicity, pixel circuit operations are described with reference to a single pair of pixel cells 60, 70; however, each row of array 120 having pixels 60, 70 may operate as described below in connection with FIG. 5. Also, the exemplary timing diagram may be used for a row having 4T pixels, some of which are operated in 3T mode by keeping the transfer transistor constantly on, such as the pair of pixels in a row illustrated in FIG. 4, wherein the timing of 3T pixel 60 (FIG. 3) may represent the timing of 4T pixel 80 (FIG. 4) that is being operated in 3T mode. Furthermore, signals RS1, rst_4T, tx_4T, shs_4T, rst 3T, shs 3T, and shr_3T are provided to illustrate the timing of one exemplary operation and do not in any way limit the invention to the illustrated operation,

[0042] FIG. 5 shows one exemplary frame readout operation which may be used with the pixel arrays depicted in FIG. 3 or 4 that begins at time t0. The readout operation begins by resetting the floating diffusions 64, 74 of pixels 60, 70, respectively. For each active row of the array 120, the timing and control circuitry 140 pulses a row select signal (RS1) high to turn on the row select transistors 63, 73 of pixels 60, 70, respectively. Timing and control circuitry 140 pulses a reset signal (rst_4T) on reset line 133 high to activate each 4T pixel's (pixel 70) reset transistor 71. At this time, sampling capacitors of S/H circuit 138 store the reset voltage Vrst(4T) of the 4T pixel 70 (when shr_4T is activated). The reset voltage Vrst(4T) is read out in sequence for each row of the array 120 that includes 4T pixels.

[0043] After an image integration period ends, timing and control circuitry 140 also pulses a transfer signal (tx_4T) to activate the transfer transistor 76 of pixel 70. Any charge on the photosensor 75 of pixel 70 is thus transferred through transfer transistor 76 to the floating diffusion region 74. This marks the end of the 4T integration period, or charge generating period, for the photosensor 75. At this time, sampling capacitors of S/H circuit 138 store the signal voltages Vsig(4T) and Vsig(3T) of the 4T pixel 70 (when shs_4T is activated) and 3T pixel 60 (when shs_3T is activated), respectively. These are photo image signals related to the amount of light incident on the pixels. The sample voltages Vsig(4T) and Vsig(3T) are read out in sequence for each row of the array 120 that includes 3T and 4T pixels. It should be noted that the sampling (or comparing) of Vsig for the 3T pixel may occur at any time during charge integration of the 4T pixels to provide a signal for use in ALC operations. Accordingly the sample and hold signal shs_3T is illustrated with arrows in FIG. 5, denoting this flexibility.

[0044] As for the ALC operation itself, for each column, an extracted common average reset level for all 3T pixels in the pixel array and the signal level from each of the 3T pixels may be sampled and converted to get a value for use in ALC control. Alternatively, the signal from the 3T pixel in a column may be compared with a predetermined voltage level, as described in further detail in U.S. patent application Ser. No. 10/846,513 to Olsen et al., rather than sampling and converting the signal, to decrease power consumption and/or increase ALC pixel readout speed.

[0045] Timing and control circuitry 140 then pulses the transfer transistor 76 of pixel 70 and reset transistors 61, 71 of pixels 60, 70, to reset the photosensors 65, 75 and floating diffusion regions 64, 74, respectively. Sampling capacitors 138 take the reset voltage Vrst(3T) of the 3T pixel 60 (shr_3T). The reset voltage Vrst(3t) is read out in sequence for each row of the array 120 that includes 3T pixels. After completion of readouts, all signals are returned to low; and the sequence of steps is repeated row-by-row for each row of the pixel array 120. For simplicity, FIG. 5 shows only a single integration period of one representative row of pixels having 3T and 4T pixels.

[0046] In the above-described embodiment, the photo signal level is sampled at the same time for both 3T (or 4T operated in 3T mode) and 4T pixels, while the reset level is sampled at different times. Therefore, extra logic must be introduced in the column circuitry to be able to select between at least, but not limited to, different reset level sampling time, depending on which row is selected. However, the timing of the frame readout operation is not limited to the above-described embodiment. For example, it is possible to read out the 3T signal level at the same time as the 4T reset level, and vice versa. The start and stop time of the exposure would then be slightly different for the 3T and 4T pixels. Moreover, since the 3T and 4T pixels have integration periods, it is not crucial that the integration start and stop time be identical for the 3T and 4T pixels. Regardless of whether their exposure time begins and ends together, a gain factor should be applied to the 3T pixels in order to calculate a readout voltage consistent with the surrounding 4T pixels, as will be described in further detail below.

[0047] The 3T pixels 60 may be provided along a row of 4T pixels 70 in a configuration as illustrated in FIG. 6. FIG. 6 is a plan view of a section of a pixel array 120 of FIG. 2. The pixel array 120 features pixels arranged in a Bayer pattern 300 consisting of alternating rows, one having alternating red and green pixels, and the next having alternating green and blue pixels. All of the pixels shown in FIG. 6 are 4T pixels 70 having either red, green, or blue associated color filters, with the exception of a single red 3T pixel 60. As mentioned above, approximately 1% of the red pixels may be replaced with 3T pixels. The 3T pixels are constantly monitored and may be read out after the integration period of the 4T pixel ends.

[0048] Since the sensitivity, or responsivity, of 3T pixels 60 is not the same as the sensitivity of 4T pixels 70, a gain factor may be applied to the 3T pixel 60 to estimate what the readout of a 4T pixel would be at that location. An exemplary method of estimating the gain factor includes an assumption that the average readout of the surrounding 4T pixels 70 will be the same as the average readout voltage of the 3T pixel. Therefore, an average readout voltage is calculated by taking the average voltage of the surrounding red 4T pixels. For example, the average of four red 4T pixels surrounding the red 3T pixel 60 would be calculated as follows:

Vavg(4T)=(V(A.sub.1)+V(A.sub.2)+V(A.sub.3)+V(A.sub.4))/4.

[0049] In another example, the average of eight red 4T pixels surrounding the red 3T pixel 60 would be calculated as follows:

Vavg(4T)=(V(A.sub.1)+V(A.sub.2)+V(A.sub.3)+V(A.sub.4)+V(B.sub.1)+V(B.sub.2)+V(B.sub.3)+V(B.sub.4))/8.

[0050] The gain factor is then calculated as follows:

Gain factor=Vavg(4T)/Vavg(3T).

[0051] Therefore, the readout voltage of the 3T pixels 60 would have the gain factor applied to it by multiplying it by the ratio of average readout voltage of the surrounding 4T pixels, divided by the ratio of average readout voltage of the surrounding 3T pixels. Although the above gain factor was described as being applied to a 3T pixel, it should also be noted that a gain factor would also be applied to a 4T pixel operated in 3T mode. It should also be noted that although the initial average readout voltage estimate will be inaccurate when the image sensors start capturing frames, after several frames, the average estimate will improve since the average calculation may be updated and performed for every frame. The gain factor may be applied by the image processor 150 (FIG. 2) which receives the integrated pixel signals, or the image processor, or other processor, can control the gain of amplifier 142, or other amplifier in the analog pixel signal processing chain.

[0052] The 3T signal, as originally read out, is used for automatic light control. Automatic light control may be performed in accordance with the methods described in US patent application Ser. No. 10/846,513, filed on May 17, 2004, and Ser. No. 11/052,217, filed on Feb. 8, 2005, assigned to Micron Technology, Inc., which are herein incorporated by reference.

[0053] FIG. 7 illustrates a processor-based system 400 including the image sensor 110 of FIG. 2 and employing the exemplary pixel array discussed with reference to FIGS. 2-6. The processor-based system 400 is exemplary of a system having digital circuits that could include image sensor devices. Without being limiting, such a system could include a computer system, camera system, scanner, machine vision, vehicle navigation, video phone, surveillance system, auto focus system, star tracker system, motion detection system, image stabilization system, and other image sensing systems.

[0054] The processor-based system 400, for example a camera system, generally comprises a central processing unit (CPU) 401, such as a microprocessor, that communicates with an input/output (I/O) device 402 over a bus 403. Image sensor 400 also communicates with the CPU 405 over bus 403. The processor-based system 900 also includes random access memory (RAM) 404, and can include removable memory 405, such as flash memory, which also communicate with CPU 401 over the bus 403. Image sensor 400 may be combined with a processor, such as a CPU, digital signal processor, or microprocessor, with or without memory storage on a single integrated circuit or on a different chip than the processor.

[0055] The processes and devices described above illustrate preferred methods and typical devices of many that could be used and produced. The above description and drawings illustrate embodiments, which achieve the objects, features, and advantages of the present invention. However, it is not intended that the present invention be strictly limited to the above-described and illustrated embodiments. Any modification, though presently unforeseeable, of the present invention that comes within the spirit and scope of the following claims should be considered part of the present invention.