Low temperature cofired ceramic substrates and fabrication techniques for the same

Abstract

A low temperature cofired ceramic substrate comprises a plurality of dielectric layers, at least one inner conductor layer, a plurality of bond pads, and a solder mask. The dielectric layers are formed from ceramic material and placed one on top of another to form a stack. The inner conductor is formed from electrically conductive paste and positioned on an upper surface of at least one inner dielectric layer. The bond pads are positioned on an outer surface of the stack. Each bond pad is formed from a plurality of conductive sublayers of thin film metal stacked one on top of another, with each conductive sublayer being formed from a different metal. The solder mask is positioned on the same outer surface of the stack as the bond pads and includes a plurality of openings, with each opening exposing at least a portion of one of the bond pads.

Claims

1. A low temperature cofired ceramic (LTCC) substrate comprising: a plurality of dielectric layers formed from ceramic material, the dielectric layers placed one on top of another to form a stack; at least one inner conductor layer formed from electrically conductive paste, the at least one inner conductor layer positioned on an upper surface of at least one inner dielectric layer; a plurality of bond pads positioned on an outer surface of the stack, each bond pad formed from a plurality of conductive sublayers of thin film metal stacked one on top of another, each conductive sublayer formed from a different metal; and a solder mask positioned on the same outer surface of the stack as the bond pads, the solder mask overlapping at least a first portion of each of the bond pads, the solder mask including a plurality of openings, each opening exposing at least a second portion of one of the bond pads.

2. The LTCC substrate of claim 1, wherein the solder mask is formed from silicon nitride.

3. The LTCC substrate of claim 1, wherein the solder mask overlaps a portion of each bond pad.

4. The LTCC substrate of claim 1, wherein a first portion of the bond pads are wire bond pads and a second portion of the bond pads are solder bond pads.

5. A low temperature cofired ceramic (LTCC) substrate comprising: a plurality of dielectric layers formed from ceramic material, the dielectric layers placed one on top of another to form a stack; at least one inner conductor layer formed from electrically conductive paste, the at least one inner conductor layer positioned on an upper surface of at least one inner dielectric layer; a plurality of bond pads positioned on an outer surface of the stack, each bond pad formed from a plurality of conductive sublayers of thin film metal stacked one on top of another, each conductive sublayer formed from a different metal; and a solder mask formed from silicon dioxide and positioned on the same outer surface of the stack as the bond pads, the solder mask overlapping at least a first portion of each of the bond pads, the solder mask including a plurality of openings with each opening exposing at least a second portion of a successive one of the bond pads.

Description

BRIEF DESCRIPTION OF THE DRAWING FIGURES

(1) Embodiments of the current invention are described in detail below with reference to the attached drawing figures, wherein:

(2) FIG. 1 is a top view of a low temperature cofired ceramic (LTCC) substrate, constructed in accordance with various embodiments of the current invention, the LTCC substrate comprising a plurality of wire bond pads and solder bond pads;

(3) FIG. 2 is an enlarged view of an upper surface of the LTCC substrate in the vicinity of some wire bond pads, illustrating a solder mask covering the upper surface which includes openings over the wire bond pads;

(4) FIG. 3 is a cross sectional view of the LTCC substrate cut along the line 3-3 of FIG. 2, illustrating a plurality of layers of a dielectric, a plurality of layers of an inner conductor, and an outer conductor including a stack of thin film metal layers;

(5) FIG. 4 is a top view of an electronic module comprising the LTCC substrate and one or more integrated circuit (IC) dies or one or more electronic devices or components, wherein the IC dies may be wire bonded to the LTCC substrate and the electronic devices may be solder bonded to the LTCC substrate; and

(6) FIG. 5 is a listing of at least a portion of the steps for a method of fabricating an LTCC substrate.

(7) The drawing figures do not limit the current invention to the specific embodiments disclosed and described herein. The drawings are not necessarily to scale, emphasis instead being placed upon clearly illustrating the principles of the invention.

DETAILED DESCRIPTION OF THE EMBODIMENTS

(8) The following detailed description of the invention references the accompanying drawings that illustrate specific embodiments in which the invention can be practiced. The embodiments are intended to describe aspects of the invention in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments can be utilized and changes can be made without departing from the scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense. The scope of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.

(9) In this description, references to one embodiment, an embodiment, or embodiments mean that the feature or features being referred to are included in at least one embodiment of the technology. Separate references to one embodiment, an embodiment, or embodiments in this description do not necessarily refer to the same embodiment and are also not mutually exclusive unless so stated and/or except as will be readily apparent to those skilled in the art from the description. For example, a feature, structure, act, etc. described in one embodiment may also be included in other embodiments, but is not necessarily included. Thus, the current technology can include a variety of combinations and/or integrations of the embodiments described herein.

(10) A low temperature cofired ceramic (LTCC) substrate 10, constructed in accordance with various embodiments of the current invention, is shown in FIGS. 1-3. The LTCC substrate 10 may broadly comprise a plurality of dielectric layers 12, at least one inner conductor layer 14, a plurality of vias 16, an outer conductor 18, a plurality of wire bond pads 20, a plurality of solder bond pads 22, and a solder mask 24. The LTCC substrate 10 may be utilized to form an electronic module 24, as shown in FIG. 4. The electronic module 24 may also include integrated circuit (IC) dies 28 and electronic devices 30 or components, which may be attached through wire bonding or solder bonding to an upper surface of the LTCC substrate 10. The LTCC substrate 10 may be further configured to attach to devices, such as IC dies 28, or other substrates, such as printed circuit (PC) boards, through flip-chip bonding (not shown in the figures).

(11) Each dielectric layer 12, best seen in FIG. 3, generally provides electric insulation, isolation, or dielectric functions and may be formed from a sheet of ceramic-based (Al.sub.2O.sub.3) material, particularly ceramic or ceramic and glass material. The ceramic material may be supplied in the form of ceramic powders, but much more widely used are green sheets or tape from manufacturers such as DuPont of Wilmington, Del. Typically, each dielectric layer 12 is a sheet of material cut to have a square or rectangular shape, although other shapes are possible, with a thickness ranging from 50 micrometers (m) to 250 m.

(12) Each inner conductor layer 14, best seen in FIG. 3, generally provides electrical power and/or signal connection for the electronic circuitry of the IC dies 28 and electronic devices 30. Each inner conductor layer 14 may also provide passive electronic components. The electrical power and/or signal connection may include electrically conductive traces and/or planes and the passive electronic components may include resistors, capacitors, and inductors. The inner conductor layer 14 may be formed from electrically conductive silver (Ag) thick film paste or gold (Au) thick film paste, referred to as metal paste.

(13) Each via 16, best seen in FIG. 3, generally provides electrical connection from one inner conductor layer 14 to one or more other inner conductor layers 14 or to an upper surface and/or lower surface of the LTCC substrate 10. Each via 16 may be formed from one of the metal pastes and may be positioned in an opening in one of the dielectric layers 12.

(14) The outer conductor 18 generally provides electrical connection and bond pads 20, 22 on the upper surface of the LTCC substrate 10, as shown in FIGS. 1-4. The outer conductor 18 may also provide electrical connection and bond pads 20, 22 on the lower surface of the LTCC substrate 10 (not shown in the figures). The outer conductor 18 may be formed from a plurality of thin film metal conductive sublayers 32. Each conductive sublayer 32 may be formed from a different metal, typically providing a specific function or benefit. For example, one metal, such as platinum, may provide robust solder connectivity. Another metal, such as copper, may provide good radio frequency (RF) connectivity or performance. Yet another metal, such as titanium, may provide good adhesion to the dielectric layer 12 as well as providing a barrier to metal diffusion. Still another metal, such as gold, may provide good wire bonding connectivity.

(15) It is possible that the outer conductor 18 may include metal paste that is printed in a pattern to form electrical interconnects and possibly passive electronic components, but not bond pads 20, 22. Or, the LTCC substrate 10 may include a second outer conductor comprising metal paste that is printed in a pattern to form electrical interconnects and possibly passive electronic components, but not bond pads 20, 22.

(16) The wire bond pads 20 and the solder bond pads 22, as shown in FIGS. 1-3, generally provide electrical connectivity to external components or devices such as IC dies 28 and/or electronic devices 30. Each bond pad 20, 22 is formed from the outer conductor 18. The wire bond pads 20 may include the same conductive sublayers 32 as the solder bond pads 22. Or, the wire bond pads 20 may include conductive sublayers 32 with better wire bonding characteristics, while the solder bond pads 22 may include conductive sublayers 32 with better solder bonding characteristics. The wire bond pads 20 may receive, or connect to, bonding wires which also connect to wire bond pads on IC dies 28. The solder bond pads 22 may receive solder which also connects to solder pads of surface mount electronic devices 30. The solder bond pads 22 may also be substantially the same as flip-chip bond pads which connect to flip-chip bond pads on IC dies 28 such as ball-grid array (BGA) packages.

(17) The solder mask 24, best seen in FIGS. 2 and 3, generally provides exposure to the outer conductor 18 where an electrical connection is to be made. The solder mask 24 may also provide cover for those areas of the upper and/or lower surface of the LTCC substrate 10 where no electrical connection is made. For example, the solder mask 24 may include a plurality of openings, one opening for each of the bond pads 20, 22 to which an electrical connection is made. The opening may be sized to allow solder to flow on the bond pad 20, 22 or for a bond wire to be attached. Otherwise, the solder mask 24 may cover the top or bottom dielectric layer 12 and the outer conductor 18 where electrical interconnect traces are formed. The solder mask 24 may include an oxide, such as silicon dioxide, a nitride, such as silicon nitride, or combinations of both.

(18) FIG. 5 depicts a listing of at least a portion of the steps of an exemplary method 100 for fabricating an LTCC substrate 10. The steps may be performed in the order shown in FIG. 5, or they may be performed in a different order. Furthermore, some steps may be performed concurrently as opposed to sequentially. In addition, some steps may be optional or may not be performed.

(19) Referring to step 101, a stack 34 of dielectric material layers 12 and at least one inner electrically conductive material layer 14 is fired. Each dielectric layer 12 may be formed from ceramic-based (Al.sub.2O.sub.3) material. Each inner conductor layer 14 may be formed from electrically conductive silver (Ag) thick film paste or gold (Au) thick film paste, referred to as metal paste.

(20) The stack 34, as shown in FIG. 3, may be formed with the following general process or substeps. Each dielectric layer 12 is formed by cutting ceramic material into a thin rectangular or square sheet with an upper surface and a lower surface. Holes are formed from the upper surface to the lower surface on each dielectric layer 12, with each hole receiving a layer-to-layer via 16. The holes may be formed by punching or drilling or the like. The via 16 is formed by filling in the hole with metal paste. Each inner conductor layer 14 is formed by printing the metal paste on the upper surface of one of the dielectric layers, such that the metal paste is printed in a pattern which creates electrical interconnect traces, passive electronic components, or both. The dielectric layers 12, each with its associated inner conductor layer 14, are stacked one upon another. The stack 34 is then laminated under pressure. Afterward, the stack 34 is fired at a temperature from 800 C. to 1000 C. In some embodiments, a layer of metal paste may be printed on one of the outer surfaces of the stack 34 to form electrical interconnects and possibly passive electronic components, but not bond pads 20, 22. The stack 34 may be fired again.

(21) Referring to step 102, an outer electrical conductor 18 is deposited on the upper surface, the lower surface, or both surfaces of the stack 34. The outer conductor 18 may include a plurality of thin-film metal electrically conductive sublayers 32. Each conductive sublayer 32 may be formed from a different metal, such as platinum, titanium, gold, copper, and so forth. Typically, each sublayer 32 of metal is deposited one at a time to form a multilayer conductor on the upper surface and/or lower surface of the stack 34.

(22) Referring to step 103, at least a portion of the outer conductor 18 is removed to form bond pads 20, 22 on the upper and/or lower surface. The portions of the outer conductor 18 may be removed by patterning and etching each conductive sublayer 32, as is generally known. In addition to the bond pads 20, 22, other features that may be formed on the upper and/or lower surface include electrical interconnect traces, passive electronic components, and the like.

(23) Referring to step 104, a solder mask 24 is deposited on the upper and/or lower surface of the stack 34 using plasma enhanced chemical vapor deposition (PECVD). The stack 34 may be placed in a chamber. Heat may be applied to the stack 34 to raise its temperature ranging from approximately 250 C. to approximately 350 C. A source gas may be introduced in the chamber so that it can interact with the stack 34. The source gas may be chosen according to the composition of the solder mask 24 to be deposited. For example, tetraethylorthosilicate (TEOS) may be chosen in order to deposit silicon dioxide. Silane or ammonia may be chosen in order to deposit silicon nitride. Other source gases may be chosen in order to deposit other oxides or nitrides. A time-varying electric field with a frequency in the radio frequency (RF) range may be applied to the gas to ionize it and create a plasma. The ionized gas may react with the upper surface of the stack 34, depositing the solder mask 24 thereupon. The solder mask 24 may cover the outer conductor 18.

(24) Referring to step 105, at least a portion of solder mask 24 is removed to expose the bond pads 20, 22, as shown in FIG. 2. Portions of the solder mask 24 may be removed by patterning and etching, as is generally known. In various embodiments, portions of the solder mask 24 are removed to expose only a portion of each bond pad 20, 22. For example, the solder mask 24 may overlap a portion of each bond pad 20, 22 inward from the perimeter of the bond pad 20, 22.

(25) Using silicon dioxide or silicon nitride as the material for the solder mask 24 provides good performance in masking solder. Depositing the solder mask 24 using PECVD allows silicon dioxide or silicon nitride to be deposited at a much lower temperature than prior art approacheswhich allows silicon dioxide or silicon nitride to be deposited on a stack of thin film metal layers without causing damage to the thin film metal.

(26) Although the invention has been described with reference to the embodiments illustrated in the attached drawing figures, it is noted that equivalents may be employed and substitutions made herein without departing from the scope of the invention as recited in the claims.