Crystal oscillator circuit

Abstract

A method and crystal oscillator circuit match a supply voltage with a drive level of a crystal. The crystal oscillator circuit is based on a Pierce oscillator circuit which further includes a capacitor C.sub.d. The capacitor C.sub.d together with the load capacitor act as a capacitive voltage divider and the capacitance of this capacitor may be selected to reduce the supply voltage to match the drive level of the crystal oscillator without affecting the oscillation margin of the crystal.

Claims

1. A crystal oscillator circuit comprising: an inverting amplifier having an input and an output; a feedback resistor having a first terminal connected to the input of the inverting amplifier, and a second terminal connected to the output of the inverting amplifier; a quartz crystal having a first terminal and a second terminal; a first load capacitor (C.sub.1) connected between the first terminal of the quartz crystal and a signal ground (Gnd); a second load capacitor (C.sub.2) connected between the second terminal of the quartz crystal and the signal ground (Gnd); a third capacitor connected between the second terminal of the feedback resistor and the second terminal of the quartz crystal; Characterized by that a capacitance of the third capacitor, C.sub.d, is chosen according to an equation $C_{d} = C_{L} \frac{2 k}{1 - k},$ wherein C.sub.L is an equivalent capacitance of the first and second load capacitors, k is a damping factor, such that a supply voltage to the inverting amplifier (410) is damped at the second terminal of the quartz crystal with the damping factor k to match a drive level of the quartz crystal, wherein when the inverting amplifier is a buffered inverter and an output voltage from the inverting amplifier is a square wave, the required damping factor is k<1/{square root over (2)} or k<.

2. A crystal oscillator circuit according to claim 1, wherein the drive level is reduced by a factor of 2 or more than 2.

3. A crystal oscillator circuit, comprising: an inverting amplifier having an input and an output; a feedback resistor having a first terminal connected to the input of the inverting amplifier, and a second terminal connected to the output of the inverting amplifier; a quartz crystal having a first terminal and a second terminal; a first load capacitor (C.sub.1) connected between the first terminal of the quartz crystal and a signal ground (Gnd); a second load capacitor (C.sub.2) connected between the second terminal of the quartz crystal and the signal ground (Gnd); a third capacitor connected between the second terminal of the feedback resistor and the second terminal of the quartz crystal; Characterized by that a capacitance of the third capacitor, C.sub.d, is chosen according to an equation $C_{d} = C_{L} \frac{2 k}{1 - k},$ wherein C.sub.L is an equivalent capacitance of the first and second load capacitors, k is a damping factor, such that a supply voltage to the inverting amplifier (410) is damped at the second terminal of the quartz crystal with the damping factor k to match a drive level of the quartz crystal, wherein when an output voltage from the inverting amplifier is a sine wave, the required damping factor is k<1/{square root over (2)}.

4. A crystal oscillator circuit according to claim 1, wherein a shunt capacitance of the quartz crystal is larger than 1 pF.

5. A crystal oscillator circuit according to claim 1, wherein the drive level of the quartz crystal is lower than 400 uW.

6. A crystal oscillator circuit according to claim 1, wherein a supply voltage to the inverting amplifier is larger than 1.5 V.

7. An electronic device comprising a crystal oscillator circuit according to claim 1.

8. The electronic device according to claim 7 comprising any of a transmitter, a receiver, a transceiver, a frequency synthesizer, a wireless communication device, a wireless data acquisition device, a camera such as a monitoring camera or a network video recorder, a home automation device, a data logger, a video encoder, a physical access controller or a door station.

9. A method for matching a supply voltage of an inverting amplifier to a drive level of a quartz crystal in a crystal oscillator circuit, wherein the crystal oscillator circuit comprises: an inverting amplifier having an input and an output; a feedback resistor having a first terminal connected to the input of the inverting amplifier, and a second terminal connected to the output of the inverting amplifier; a quartz crystal having a first terminal and a second terminal; a first load capacitor (C.sub.1) connected between the first terminal of the quartz crystal and a signal ground; a second load capacitor (C.sub.2) connected between the second terminal of the quartz crystal and the signal ground; and the method comprising: connecting a third capacitor between the second terminal of the feedback resistor and the second terminal of the quartz crystal; and choosing a capacitance of the third capacitor, C.sub.d, according to an equation $C_{d} = C_{L} \frac{2 k}{1 - k},$ wherein C.sub.L is an equivalent capacitance of the first and second load capacitors, k is a damping factor, such that the supply voltage to the inverting amplifier is damped at the second terminal of the quartz crystal with the damping factor k to match the drive level of the quartz crystal, wherein when the inverting amplifier is a buffered inverter and an output voltage from the inverting amplifier is a square wave, the required damping factor is k<1/{square root over (2)} or k<.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) Examples of embodiments will be described in more detail with reference to attached drawings in which:

(2) FIG. 1 is a schematic block diagram illustrating a Pierce oscillator circuit according to prior art;

(3) FIG. 2 is a schematic diagram illustrating an equivalent circuit for a crystal;

(4) FIG. 3 is a schematic block diagram showing a negative resistance model for a crystal oscillator circuit;

(5) FIG. 4 is a schematic block diagram illustrating an oscillator circuit according to embodiments herein;

(6) FIG. 5 is a flow chart of a method for matching the drive level of a crystal; and

(7) FIG. 6 is a block diagram illustrating an electronic device in which an oscillator circuit according to embodiments herein may be implemented.

DETAILED DESCRIPTION

(8) As a part of developing embodiments herein, function, principle and some issues of a Pierce oscillator circuit with a damping resistor according to prior art will first be discussed and identified.

(9) FIG. 1 shows a simplified schematic view of a Pierce oscillator circuit 100. The Pierce oscillator circuit 100 comprises a crystal Q, a feedback resistor R.sub.f, an inverter or inverting amplifier Inv, a first and second load capacitors, C.sub.1 and C.sub.2, and a damping resistor R.sub.d, where V.sub.DD is supply voltage for the inverting amplifier Inv and g.sub.m is transconductance gain for the inverting amplifier Inv with unit mA/V.

(10) The feedback resistor R.sub.f provides a bias point in a linear region of the transistors in the inverting amplifier Inv which is close to V.sub.DD/2. A typical value for R.sub.f is around 1 M. R.sub.f may be embedded in the oscillator circuitry. The feedback resistor R.sub.f transforms the inverter Inv with a logic gate into an analog amplifier.

(11) The values of the load capacitors, C.sub.1 and C.sub.2, are chosen so that their series combination equals C.sub.L. Typically, C.sub.1 and C.sub.2 are chosen slightly smaller than 2.Math.C.sub.L to account for stray capacitance, C.sub.S. The capacitor type should have a low temperature coefficient and a low tolerance, e.g. 5%.

(12) $\begin{matrix} C_{L} = \frac{C_{1} .Math. C_{2}}{C_{1} + C_{2}} + C_{S} where C_{S} = \frac{C_{S 1} .Math. C_{S 2}}{C_{S 1} + C_{S 2}} & Eq . (1) \end{matrix}$

(13) Cs is the total stray capacitance, mainly from input and output pad capacitances of the inverter.

(14) A desirable characteristic of the Pierce oscillator circuit 100 is that the effects of the stray capacitances, Cs.sub.1 and Cs.sub.2 appear across C.sub.1 and C.sub.2 respectively, rather than across the crystal capacitance, C.sub.0.

(15) FIG. 2 shows an equivalent circuit for a crystal. The components L.sub.m, C.sub.m and R.sub.m are called the motional arm and represent the mechanical behavior of the crystal.

(16) The impedance of the crystal, if neglecting R.sub.m, is

(17) $Z (f, L_{m}, R_{m}, C_{m}, C_{0}) = \frac{1 j}{2 f} .Math. \frac{{(2 f)}^{2} .Math. L_{m} C_{m} - 1}{(C_{0} + C_{m}) - {(2 f)}^{2} .Math. L_{m} C_{m} C_{0}}$

(18) FIG. 3 shows a negative resistance model for a crystal oscillator circuit which may be used to optimize g.sub.m vs C.sub.L and C.sub.0 in order to achieve maximum oscillation margin. The conditions for oscillation in the negative resistance model are:

(19) R.sub.NEG=R.sub.M, i.e. the absolute value of the negative resistance equals to the resistance of the motional arm;

(20) X.sub.OSC=X.sub.M, i.e. the reactive part, i.e. capacitive part of the active oscillator network and the reactive part of the motional arm must cancel.

(21) The oscillation margin for a given g.sub.m may be represented as a resistance. R.sub.S, and be expressed as
R.sub.S=|R.sub.NEG|(R.sub.d+5R.sub.e)Eq. (2)

(22) Where R.sub.e is the effective resistance of the crystal at any load capacitance, C.sub.L, which may be defined as

(23) $\begin{matrix} R_{e} = R_{m} .Math. {(1 + \frac{C_{0}}{C_{L}})}^{2} & Eq . (3) \end{matrix}$

(24) The motional resistance R.sub.m may be up to 5R.sub.m at startup, so the effective resistance R.sub.e may be up to 5R.sub.e as well. When checking the oscillation margin for a crystal oscillator circuit, one may add a resistance in series with the crystal and check if the oscillation stops. So R.sub.S corresponds to the largest resistance that can be added in series with the crystal before oscillation stops.

(25) The negative resistance, i.e. gain around the loop, is a function of g.sub.m, C.sub.1, C.sub.2 and C.sub.0. R.sub.NEG_min, will occur for either g.sub.m_min or g.sub.m_max. C.sub.1, C.sub.2 and C.sub.0 are parts of the active network.

(26) The maximum achievable absolute value of the negative resistance drops as C.sub.0 increases, which can be seen from the following equation:

(27) $R_{NEG} = \frac{- g_{m} C_{1} C_{2}}{{(2 f)}^{2} .Math. {(C_{1} C_{2} + C_{1} C_{0} + C_{2} C_{0})}^{2} + {(g_{m} C_{0})}^{2}}$

(28) A drive level of a crystal may be determined using the following equation:
P.sub.x=R.sub.e.Math.I.sup.2

(29) The effective resistance of the crystal at any load capacitance is

(30) $R_{e} = R_{m} .Math. {(1 + \frac{C_{0}}{C_{L}})}^{2}$

(31) where R.sub.m is the resistance of the crystal, and I is the current through the crystal which may be defined as

(32) $I = \frac{V}{X_{C_{1}}} = V .Math. .Math. C_{1}$

(33) Then
P.sub.x=R.sub.e.Math.(V.Math..Math.C.sub.1).sup.2

(34) where V is a root mean square (RMS) value of an AC component of the voltage across C.sub.1.

(35) At resonance, the reactance part of the motional arm becomes inductive and parallel resonates with C.sub.L+C.sub.0. The current I through the crystal can then also be expressed as

(36) $I = \frac{V_{p}}{\sqrt{2}} .Math. .Math. (C_{L} + C_{0})$

(37) where Vp is the peak voltage across the crystal, which gives

(38) 0 $\begin{matrix} P_{x} = R_{e} .Math. {(2 f .Math. (C_{L} + C_{0}) .Math. \frac{V_{p}}{\sqrt{2}})}^{2} = 2 R_{e} .Math. {(f .Math. (C_{L} + C_{0}) .Math. V_{p})}^{2} & Eq . (4) \end{matrix}$

(39) Unbuffered inverters have a voltage gain in the range of hundreds. Buffered inverters have a voltage gain in the range of several thousands.

(40) For a rough approximation of the power dissipated by the crystal, it is estimated that when the voltage at the output of the inverting amplifier, X.sub.OUT, is a square wave, i.e. buffered inverter with an output voltage swing rail to rail with a peak-to-peak voltage swing close to V.sub.DD, it approximately has a sine wave with peak voltage V.sub.p=V.sub.DD across the crystal.

(41) For oscillators with unbuffered inverters or with amplitude limitation control, or when measurements are available, the maximum voltage amplitude obtained across the crystal should be used when calculating the drive level. For a rough approximation of the power dissipated by the crystal when the voltage at the output of the inverting amplifier, X.sub.OUT, is a sine wave, it can be assumed that a sine wave with peak voltage V.sub.p=V.sub.DD/{square root over (2)} is present across the crystal.

(42) It can be seen from Eq. (4), in order to reduce the drive level. R.sub.e, C.sub.L, and/or V.sub.p may be decreased. R.sub.m is given by the size of the crystal. A bigger crystal will have a lower R.sub.m but also a higher C.sub.0. A lower C.sub.L will reduce drive level but it will also result in higher pulling sensitivity, i.e. frequency change per load capacitance change. C.sub.L should be chosen in order to maximize negative resistance R.sub.NEG that the active network of the crystal oscillator circuit can provide.

(43) Thus, it may be required to reduce V.sub.p in order to reduce drive level. One way to reduce V.sub.p is to lower V.sub.DD. One method often suggested in prior art is to add a series damping resistor R.sub.d with a value of:

(44) $R_{d} = X_{c 2} = \frac{1}{2 f C_{2}}$

(45) A square wave with a peak-to-peak voltage swing equal to V.sub.DD at X.sub.OUT will appear on the other side of the damping resistor R.sub.d as a sine wave with a peak-to-peak voltage swing equal to 90% of V.sub.DD,

(46) $i . e . \frac{4}{} .Math. \frac{1}{\sqrt{2}} = 90 % .$

(47) However, a damping resistor R.sub.d will directly reduce the oscillation margin as seen from Eq. (2).

(48) In order to solve the above identified problem, the drive level may be reduced by adding a damping capacitor with capacitance C.sub.d according to embodiments herein. In this way, C.sub.2 and the damping capacitor form a capacitive voltage divider which directly reduces V.sub.p, expressed by
V.sub.p=k.Math.V.sub.dd

(49) where

(50) $k = \frac{C_{d}}{C_{d} + C_{2} + C_{52}} = \frac{C_{d}}{C_{d} + 2 C_{L}},$
is a damping factor.

(51) Assume that the drive level without damping is P.sub.1 and the target drive level is P.sub.t, then
P.sub.t=k.sup.2.Math.P.sub.1

(52) The capacitance of the damping capacitor is given by

(53) $C_{d} = C_{L} .Math. \frac{2 k}{1 - k}$

(54) FIG. 4 shows a crystal oscillator circuit 400 according to embodiments herein. The crystal oscillator circuit 400 comprises an inverting amplifier 410 having an input 411 and an output 412; a feedback resistor 420 having a first terminal 421 connected to the input of the inverting amplifier 410, and a second terminal 422 connected to the output of the inverting amplifier 410; a quartz crystal 430 having a first terminal 431 and a second terminal 432; a first load capacitor C.sub.1 connected between the first terminal 431 of the quartz crystal 430 and a signal ground Gnd; a second load capacitor C.sub.2 connected between the second terminal 432 of the quartz crystal 430 and the signal ground Gnd; a third capacitor 440 connected between the second terminal 422 of the feedback resistor 420 and the second terminal 432 of the quartz crystal 430.

(55) A capacitance of the third capacitor 440, C.sub.d, is chosen according to the equation

(56) $C_{d} = C_{L} \frac{2 k}{1 - k},$
wherein C.sub.L is an equivalent capacitance of the first and second load capacitors, k is a damping factor, such that a supply voltage to the inverting amplifier 410 is damped at the second terminal 432 of the quartz crystal 430 with the damping factor k to match a drive level of the quartz crystal 430. The drive level is usually given in the product specification, it indicates the power consumption by the crystal while oscillation circuit works. It is important for the crystal to keep within the drive level specification. So the supply voltage at the crystal should be in a proper level so that the power consumption by the crystal should not exceed the drive level specified in the crystal specification.

(57) FIG. 5 shows a flow chart of a method for matching a supply voltage of an inverting amplifier to a drive level of a quartz crystal in the crystal oscillator circuit 400. The method comprises connecting 501 a third capacitor between the second terminal of the feedback resistor and the second terminal of the quartz crystal.

(58) The method further comprises choosing 502 a capacitance of the third capacitor, C.sub.d, according to the equation

(59) $C_{d} = C_{L} \frac{2 k}{1 - k},$
where C.sub.L is an equivalent capacitance of the first and second load capacitors, k is a damping factor, such that the supply voltage to the inverting amplifier is damped at the second terminal of the quartz crystal with the damping factor k in order to match the drive level of the quartz crystal.

(60) To illustrate advantages of adding a damping capacitor according to the embodiments herein, a few different crystals are investigated. Typically, the maximum drive level for these crystals is specified at 200-300 uW depending on the manufacturer. According to the datasheets, the maximum shunt capacitance. C.sub.0_max, for the different crystals is specified in a range of 1-3 pF. A typical shunt capacitance, C.sub.0_typ, is in a range of 0.5-1 pF. One example is given in the following.

(61) Example 1: V.sub.DD=3.3V, f=24 MHz, C.sub.L=10 pF, C.sub.0_typ=0.57 pF, C.sub.0_max=1.0 pF, R.sub.m_max=80

(62) One can calculate according to Eq. (3) the effective resistance of the crystal:
R.sub.e_max=R.sub.e(R.sub.m_max,C.sub.L,C.sub.0_typ)=89.4

(63) And the drive level according to Eq. (4):
P.sub.t=P.sub.x(R.sub.e_max,f,C.sub.L,C.sub.0_typ,V.sub.DD)=1.2 mW>300 uW

(64) One can see that the drive level for this crystal is too high and has to be reduced. The problem is mainly caused by the high supply voltage.

(65) If load capacitanceo is decreased, i.e. C.sub.L=8 pF, the drive level is:
P.sub.t=P.sub.x(R.sub.e_max,f,C.sub.L,C.sub.0_typ,V.sub.DD)=835 uW

(66) The drive level for this crystal is now lower because C.sub.L has been decreased but it is still too high and has to be further reduced.

(67) Assume a target drive level is P.sub.t=280 uW, P.sub.t=k.sup.2.Math.P.sub.1, where k is the required voltage damping factor.

(68) Then the damping capacitor is

(69) $C_{d} = C_{L} .Math. \frac{2 .Math. \sqrt{\frac{P_{t}}{P_{1}}}}{1 - \sqrt{\frac{P_{t}}{P_{1}}}} = 22 pF$

(70) Example 2: V.sub.DD=18V, f=50 MHz, C.sub.L=8 pF, C.sub.0_typ=1 pF, C.sub.0_typ=3 pF, R.sub.m_max=50

(71) One can calculate according to Eq. (3) the effective resistance of the crystal:
R.sub.e_max=R.sub.e(R.sub.m_max,C.sub.L,C.sub.0_typ)=63

(72) And the drive level according to Eq. (4):
P.sub.t=P.sub.x(R.sub.m_max,f,C.sub.L,C.sub.0_typ,V.sub.DD)=1.2 mW>200 uW

(73) One can see that the drive level for this crystal is too high and has to be reduced. The problem is mainly caused by the high supply voltage.

(74) Assume a target drive level is P.sub.t=180 uW, P.sub.t=k.sup.2.Math.P.sub.1, where k is the required voltage damping factor.

(75) Then the damping capacitor is

(76) $C_{d} = C_{L} .Math. \frac{2 .Math. \sqrt{\frac{P_{t}}{P_{1}}}}{1 - \sqrt{\frac{P_{t}}{P_{1}}}} = 10 pF$

(77) Some measurements have been performed for the crystal oscillator circuit of above examples and the measured drive level was close to the estimated drive level while the negative resistance was maintained.

(78) The method for matching the supply voltage of an inverting amplifier to the drive level of a quartz crystal according to embodiments herein is especially useful when the mismatch is quite large. A large mismatch of the supply voltage of an inverting amplifier to the drive level of a quartz crystal implies that a large resistance would be needed according to the prior art solution, which would also severely reduce the oscillation margin. For example, when it is required to reduce the drive level by a factor of 2 or more, i.e. P.sub.1>2.Math.P.sub.t, where the drive level without damping is P.sub.t and the target drive level is P.sub.t.

(79) In order to avoid the problems with frequency accuracy and accelerated aging of the quartz crystal, the estimated power dissipation, P.sub.x, shall be less than the maximum drive level, DL, specified in the datasheet for a quartz crystal.

(80) So it is aimed for

(81) $k^{2} .Math. 2 R_{m} .Math. {(1 + \frac{C_{0}}{C_{L}})}^{2} {(f .Math. (C_{L} + C_{0}) .Math. V_{p})}^{2} < DL$

(82) which gives

(83) 0 $\frac{1}{k^{2} .Math. 2 R_{m} .Math. {(1 + \frac{C_{0}}{C_{L}})}^{2} {(f .Math. (C_{L} + C_{0}))}^{2}} > \frac{V_{p}^{2}}{DL}$

(84) For an inverter with square wave output, i.e. a buffered inverter with high voltage gain, e.g. 1000, the method is especially useful when

(85) $\frac{1}{2 R_{m} .Math. {(1 + \frac{C_{0}}{C_{L}})}^{2} {(f .Math. (C_{L} + C_{0}))}^{2}} < \frac{V_{DD}^{2}}{2 .Math. DL}$

(86) For an inverter with sine wave output, i.e. an unbuffered inverter with low voltage gain, e.g. 100, the method is especially useful when

(87) $\frac{1}{2 R_{m} .Math. {(1 + \frac{C_{0}}{C_{L}})}^{2} {(f .Math. (C_{L} + C_{0}))}^{2}} < \frac{V_{DD}^{2}}{4 .Math. DL}$

(88) So according to some embodiments herein, when the inverting amplifier is a buffered inverter and an output voltage from the inverting amplifier is a square wave, a typical damping factor may be k<1/{square root over (2)} or even k<.

(89) When an output voltage from the inverting amplifier is a sine wave, a typical damping factor may be k<1/{square root over (2)}.

(90) Although in some prior art, there is a capacitor connected at the same place as the damping capacitor C.sub.d, but it has a different function. For example, in CN104052465 FIG. 5, the capacitor CS is for phase compensation to satisfy zero phase shift. In HCMOS Crystal Oscillators, Fairchild Semiconductor Application Note 340, May 1983, it is suggested that when the oscillator is working at a high frequency, e.g. above 4 MHz, the damping resistor R2 should be changed to a small capacitor to avoid the additional phase shift of R2. The value of this capacitor is approximately 1/C but not less than about 20 pF.

(91) Therefore there is a significant difference in function and purpose of the damping capacitor according to embodiments herein compared to the prior art.

(92) To summarise, the technique for matching the supply voltage with the drive level of a crystal in a crystal oscillator circuit according to embodiments herein is based on a Pierce oscillator circuit which further comprises a damping capacitor, C.sub.d. The capacitor C.sub.d together with the load capacitor act as a capacitive voltage divider and the capacitance of this capacitor may be selected to reduce the supply voltage in order to match the drive level of the crystal oscillator without affecting the oscillation margin of the crystal oscillator circuit.

(93) The crystal oscillator circuit according to embodiments herein is particularly useful when one needs to reduce the drive level of a crystal by a factor of 2 or more. That is the mismatch is quite large and implies that a large resistance will be needed by using a damping resistor described in prior art, which may result in large phase shift, lower oscillation margin, or may not even start the oscillation.

(94) The matching method according to embodiments herein is especially suitable for but not limited to the following situations: Oscillator circuits with physically small quartz crystals where a low drive level is required, typically <400 uW; Oscillator circuits with a high supply voltage, e.g. larger than 1.5V; Oscillator circuits using inverting amplifiers with high voltage gain, e.g. buffered inverter with a square wave output voltage that swings rail to rail; Oscillator circuits where reducing the load capacitance C.sub.L for the quartz crystal would result in unacceptable frequency pulling sensitivity; Oscillator circuits where adding a damping resistor results in a severely diminished oscillation margin, e.g. when the shunt capacitance of the quartz crystal is high, typically larger than 1 pF. This is because that the oscillation margin is small, and adding a resistive voltage divider would then affect the oscillation of the crystal; Oscillator circuits where a transconductance of the inverting amplifier is unknown and thus it is not desired to introduce additional resistive damping that will reduce the oscillation margin; Oscillator circuits where adding a damping resistor only has minor impact on reducing the drive level, i.e. the required damping resistance is too high.

(95) The crystal oscillator circuit 400 and method therein for matching the supply voltage of an inverting amplifier to the drive level of a quartz crystal according to embodiments herein is suitable for any electronic device where a dock signal is needed. FIG. 6 shows an electronic device 600 in which the crystal oscillator circuit 400 according to embodiments herein may be implemented. The electronic device 600 may further comprise a processing unit 620 for information storage and signal processing, a memory 640 for storage data, configurations, program code etc. The electronic device 600 may be any one of a transmitter, a receiver, a transceiver, a frequency synthesizer, a wireless communication device, a wireless data acquisition device, a camera such as a monitoring camera or a network video recorder, a home automation device, a data logger, a video encoder, a physical access controller or a door station.

(96) When using the word comprise or comprising it shall be interpreted as non-limiting, i.e. meaning consist at least of.

(97) The embodiments herein are not limited to the above described preferred embodiments. Various alternatives, modifications and equivalents may be used. Therefore, the above embodiments should not be taken as limiting the scope of the invention, which is defined by the appended claims.

Crystal oscillator circuit

Assignee

Inventors

Cpc classification

Classification Explorer

H03B5/326

ELECTRICITY

Classification Explorer

H03B2200/0082

ELECTRICITY

Classification Explorer

H03B5/36

ELECTRICITY

Classification Explorer

H03L1/026

ELECTRICITY

International classification

Classification Explorer

H03B5/36

ELECTRICITY

Classification Explorer

H03L1/02

ELECTRICITY

Classification Explorer

H03B5/32

ELECTRICITY

Abstract

Claims

Description