Control circuit and control method of successive approximation register analog-to-digital converter

Abstract

This invention discloses a control circuit and a control method of a successive approximation register analog-to-digital converter (SAR ADC). The SAR ADC includes a comparator and a switched-capacitor digital-to-analog converter (DAC). The control circuit includes a memory, an inverter and a data path. The memory is configured to store an output value of the comparator. The inverter has an output coupled to a first end of a capacitor of the switched-capacitor DAC. A second end of the capacitor is coupled to an input of the comparator. The data path, coupled between an output of the comparator and an input of the inverter, temporarily causes a voltage at the first end of the capacitor to be controlled by the output value of the comparator. The data path does not contain any memory.

Claims

1. A control circuit of a successive approximation register analog-to-digital converter (SAR ADC), wherein the SAR ADC comprises a comparator and a switched-capacitor digital-to-analog converter (DAC), the control circuit comprising: a memory configured to store an output value of the comparator; an inverter having an output coupled to a first end of a capacitor of the switched-capacitor DAC, wherein a second end of the capacitor is coupled to an input of the comparator; and a data path coupled between an output of the comparator and an input of the inverter and configured to cause a voltage at the first end of the capacitor to be temporarily controlled by the output value of the comparator; wherein the data path does not contain any memory.

2. The control circuit of claim 1 further comprising: a buffer coupled between the memory and the inverter and configured to boost driving capability of signals; wherein the data path contains the buffer.

3. The control circuit of claim 1 further comprising: a buffer coupled between the memory and the inverter and configured to boost driving capability of signals; wherein the data path does not contain the buffer.

4. The control circuit of claim 3, wherein the buffer is a first buffer, the control circuit further comprising: a second buffer located on the data path and configured to boost driving capability of signals.

5. A control circuit of a successive approximation register analog-to-digital converter (SAR ADC), wherein the SAR ADC comprises a comparator and a switched-capacitor digital-to-analog converter (DAC), the control circuit comprising: a memory configured to store an output value of the comparator; an inverter having an output coupled to a first end of a capacitor of the switched-capacitor DAC, wherein a second end of the capacitor is coupled to an input of the comparator; a first switch coupled between an output of the comparator and an input of the inverter; and a second switch coupled between an output of the memory and the input of the inverter; wherein when the first switch is turned on, the second switch is turned off so that a voltage at the first end of the capacitor is not controlled by a value stored in the memory, and the memory stores the output value of the comparator; wherein when the first switch is turned off, the second switch is turned on so that the voltage at the first end of the capacitor is controlled by the value stored in the memory but not controlled by the output value of the comparator.

6. The control circuit of claim 5, wherein the output value of the comparator is written to the memory when the first switch is turned on.

7. The control circuit of claim 5 further comprising: a buffer coupled between the first switch and the inverter and coupled between the second switch and the inverter and configured to boost driving capability of signals.

8. The control circuit of claim 5 further comprising: a buffer coupled between the memory and the second switch and configured to boost driving capability of signals.

9. The control circuit of claim 8, wherein the buffer is a first buffer, the control circuit further comprising: a second buffer coupled between the first switch and the inverter and configured to boost driving capability of signals.

10. A control method of a successive approximation register analog-to-digital converter (SAR ADC), wherein the SAR ADC comprises a comparator and a switched-capacitor digital-to-analog converter (DAC), the control method comprising: controlling, within a time period after a comparison of the comparator is completed, a voltage at a first end of a capacitor of the switched-capacitor DAC not to be controlled by a value stored in a memory; writing a current output value of the comparator to the memory within the time period, and controlling the voltage at the first end of the capacitor to be controlled by the current output value of the comparator; stopping coupling an output of the comparator to the first end of the capacitor to thereby control the voltage at the first end of the capacitor not to be controlled by the current output value of the comparator; and controlling an output of the memory to be coupled to the first end of the capacitor, such that the voltage at the first end of the capacitor is controlled by the value stored in the memory.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0013] FIG. 1 illustrates a functional block diagram of a conventional SAR ADC.

[0014] FIG. 2 illustrates an internal circuit of the switched-capacitor DAC.

[0015] FIG. 3 illustrates the connection between a sub-control circuit and a switch.

[0016] FIG. 4 illustrates a circuit diagram of the sub-control circuit according to an embodiment of the present invention.

[0017] FIG. 5 illustrates a flowchart of a control method of a SAR ADC according to an embodiment of the present invention.

[0018] FIG. 6 illustrates the simulation of the voltage at the bottom plate of the capacitor.

[0019] FIG. 7 illustrates a circuit diagram of the sub-control circuit according to another embodiment of the present invention.

[0020] FIG. 8 illustrates a circuit diagram of the sub-control circuit according to another embodiment of the present invention.

DETAILED DESCRIPTION OF THE EMBODIMENTS

[0021] The following description is written by referring to terms of this technical field. If any term is defined in this specification, such term should be explained accordingly. In addition, the connection between objects or events in the below-described embodiments can be direct or indirect provided that these embodiments are practicable under such connection. Said indirect means that an intermediate object or a physical space exists between the objects, or an intermediate event or a time interval exists between the events.

[0022] The disclosure herein includes control circuits and control methods of a successive approximation register analog-to-digital converters (SAR ADC). On account of that some or all elements of the control circuits of the SAR ADC could be known, the detail of such elements is omitted provided that such detail has little to do with the features of this disclosure and this omission nowhere dissatisfies the specification and enablement requirements. The control methods of the SAR ADC can be performed by the control circuits of the SAR ADC or their equivalents. A person having ordinary skill in the art can choose components or steps equivalent to those described in this specification to carry out the present invention, which means that the scope of this invention is not limited to the embodiments in the specification.

[0023] FIG. 4 is a circuit diagram of a sub-control circuit according to an embodiment of the present invention. The sub-control circuit is part of the control circuit of the SAR ADC. FIG. 5 shows a flowchart of a control method of a SAR ADC according to an embodiment of the present invention. The sub-control circuit 405-k is configured to generate the sub-control signal Gk according to the bit Dk+1, and includes the memory 410-k, the buffer 420-k, the data path 430-k, the switch 440-k, and the switch 450-k. The memory 410-k can be a latch, a flip-flop (e.g., a D flip-flop), a register, or a circuit that can store data. The buffer 420-k includes an inverter or a plurality of inverters connected in series. The buffer 420-k is coupled between the switch 440-k and the switch SWk and is also coupled between the switch 450-k and the switch SWk.

[0024] The memory 410-k is used to store the current output value of the comparator 120 (i.e., the bit Dk+1). The buffer 420-k is used to boost the driving capability of the signal. The data path 430-k, which is coupled between the output of the comparator 120 and the input of the inverter (i.e., the switch SWk), contains the switch 440-k and the buffer 420-k, but does not contain any memory. In other words, the switch 440-k is also coupled between the output of the comparator 120 and the input of the inverter. The bit Dk+1 in the figure may be the output of the comparator 120 or a register value of the SAR 130. Within a time period T after the comparator 120 completes one comparison, the switch 440-k is turned on and the switch 450-k is turned off. That is to say, the sub-control circuit 405-k uses the data path 430-k to control the voltage at the bottom plate of the capacitor Ck to be temporarily (i.e., within the time period T) independent of the value stored in the memory 410-k; that is, the voltage at the bottom plate of the capacitor Ck is not controlled by the value stored in the memory 410-k for a certain period of time (step S510).

[0025] Within the above-mentioned time period T when the data path 430-k is providing data and/or signal transmission, the sub-control circuit 405-k writes the current output value (bit Dk+1) of the comparator 120 to the memory 410-k, and, at the same time, controls the output of the comparator 120 to be coupled to the bottom plate of the capacitor Ck via the data path 430-k. In this way, the voltage at the bottom plate of the capacitor Ck is related to the current output value of the comparator 120, that is, the voltage at the bottom plate of the capacitor Ck is controlled by the current output value of the comparator 120 (step S520). Within the above-mentioned time period T when the switch 440-k is turned on and the switch 450-k is turned off, the voltage at the bottom plate of the capacitor Ck and the sub-control signal Gk are related to the bit Dk+1 but not related to the value stored in the memory 410-k. In other words, the sub-control circuit 405-k controls the voltage at the bottom plate of the capacitor Ck according to the current output value of the comparator 120 while updating the value stored in the memory 410-k. As a result, the voltage at the bottom plate of the capacitor Ck can be switched earlier to overcome the delay caused by the memory 410-k.

[0026] Next, when the time period T ends, the switch 450-k is turned on and the switch 440-k is turned off, rendering the data path 430-k incapable of providing data and/or signal transmission. In this instance, the sub-control circuit 405-k stops coupling the output of the comparator 120 to the bottom plate of the capacitor Ck through the data path 430-k so as to control the voltage at the bottom plate of the capacitor Ck to be independent of the current output value of the comparator 120 (i.e., the voltage at the bottom plate of the capacitor Ck is not controlled by the current output value of the comparator 120) (step S530). The sub-control circuit 405-k controls the output of the memory 410-k to be coupled to the bottom plate of the capacitor Ck via the switch SWk by controlling the switch 450-k to be turned on and the switch 440-k to be turned off, so that the voltage at the bottom plate of the capacitor Ck is related to the value stored in the memory 410-k, that is, the voltage at the bottom plate of the capacitor Ck is controlled by the value stored in the memory 410-k (step S540).

[0027] In summary, by providing the data path 430-k that does not contain any memory, the delay in the circuit becomes relatively small. As a result, the voltage at the bottom plate of the capacitor Ck can be switched earlier, and the speed and performance of the SAR ADC are therefore improved. The time period T may be the time length starting from the completion of one comparison of the comparator 120 to the bit Dk+1 being successful written to the memory 410-k, and in practical implementations the time period T can be set and adjusted according to the writing speed of the memory 410-k.

[0028] FIG. 6 shows the simulation of the voltage at the bottom plate of the capacitor. The curve 610 is the output of the comparator 120, and the curve 620 and curve 630 represent the voltage at the bottom plate of the capacitor. The curve 620 corresponds to the control circuit of the present invention and the curve 630 corresponds to a conventional control circuit. As shown in the figure, when the comparator 120 completes the comparison (at time point T1), the control circuit and the control method of the present invention can cause the voltage at the bottom plate of the capacitor to change immediately, whereas in the conventional circuit, not until time point T2 does the voltage at the bottom plate of the capacitor start to change. This simulation proves that this invention can indeed increase the speed of the SAR ADC, which in turn improves the performance of the SAR ADC. The time difference between time point T2 and time point T1 is substantially equal to the total delay caused by the components bypassed by the data path.

[0029] FIG. 7 shows a circuit diagram of the sub-control circuit according to another embodiment of the present invention. The sub-control circuit 705-k is configured to generate the sub-control signal Gk according to the bit Dk+1, and includes the memory 410-k, the buffer 420-k, the data path 730-k, the switch 740-k, and the switch 750-k. The buffer 420-k is coupled between the memory 410-k and the switch 750-k. The data path 730-k of the sub-control circuit 705-k bypasses the memory 410-k and the buffer 420-k. In other words, the data path 730-k contains the switch 740-k but does not contain any memory and buffer. Compared to the sub-control circuit 405-k, the sub-control circuit 705-k can further improve the speed of the SAR ADC because data path 730-k bypasses more components.

[0030] FIG. 8 shows a circuit diagram of the sub-control circuit according to another embodiment of the present invention. The sub-control circuit 805-k is configured to generate the sub-control signal Gk according to the bit Dk+1, and includes the memory 410-k, the buffer 420-k, the buffer 810-k, the data path 830-k, the switch 740-k, and the switch 750-k. The buffer 810-k is coupled between the switch 740-k and the switch SWk. The data path 830-k contains the switch 740-k and the buffer 810-k, but does not contain any memory. The buffer 810-k, which includes at least one inverter, boosts the driving capability of the signals on the data path 830-k.

[0031] Since a person having ordinary skill in the art can appreciate the implementation detail and the modification thereto of the present method invention through the disclosure of the device invention, repeated and redundant description is thus omitted. Please note that there is no step sequence limitation for the method inventions as long as the execution of each step is applicable. Furthermore, the shape, size, and ratio of any element and the step sequence of any flow chart in the disclosed figures are exemplary for understanding, not for limiting the scope of this invention.

[0032] The aforementioned descriptions represent merely the preferred embodiments of the present invention, without any intention to limit the scope of the present invention thereto. Various equivalent changes, alterations, or modifications based on the claims of the present invention are all consequently viewed as being embraced by the scope of the present invention.