MULTILAYER CERAMIC SUBSTRATE AND METHOD FOR MANUFACTURING SAME
20200092995 ยท 2020-03-19
Inventors
Cpc classification
H05K3/4679
ELECTRICITY
H05K3/4061
ELECTRICITY
H05K1/0222
ELECTRICITY
H05K1/115
ELECTRICITY
H05K2201/09854
ELECTRICITY
H05K1/116
ELECTRICITY
H05K2201/098
ELECTRICITY
H05K2203/0108
ELECTRICITY
International classification
Abstract
A multilayer ceramic substrate includes: a plurality of ceramic layers 300a, 300b stacked together; a via hole 400a, 400b provided in each of the plurality of ceramic layers, the via holes of the plurality of ceramic layers being connected together in a layer stacking direction of the plurality of ceramic layers; a via wire 406a, 406b including an electrical conductor filled into each of the via holes; a first conductor 404a, 404b provided on an upper surface of at least one of the plurality of ceramic layers, the first conductor having an annular or partially annular shape surrounding the via wire; and a second conductor 403a, 403b including a first portion and a second portion, the first portion being located outside the first conductor on the upper surface of the at least one ceramic layer, the second portion overlying the first conductor, and an inner rim of the second portion being located outside an inner rim of the first conductor, wherein a thickness of the first conductor 404a, 404b is greater than a thickness of the second conductor 403a, 403b.
Claims
1. A multilayer ceramic substrate, comprising: a plurality of ceramic layers stacked together; a via hole provided in each of the plurality of ceramic layers, the via holes of the plurality of ceramic layers being connected together in a layer stacking direction of the plurality of ceramic layers; a via wire including an electrical conductor filled into each of the via holes; a first conductor provided on an upper surface of at least one of the plurality of ceramic layers, the first conductor having an annular or partially annular shape surrounding the via wire; and a second conductor including a first portion and a second portion, the first portion being located outside the first conductor on the upper surface of the at least one ceramic layer, the second portion underlying and directly connected to the lower surface of the first conductor, and an inner rim of the second portion being located outside an inner rim of the first conductor, wherein a thickness of the first conductor is greater than a thickness of the second conductor, wherein the via wire further includes a pad formed on at least one of the electrical-conductor-filled via holes of the plurality of ceramic layers, the pad being electrically and physically separated from the first conductor, wherein the second conductor has an opening, wherein the second conductor is a solid electrode and the first portion of the second conductor extends from the first conductor to the end of the solid electrode, and wherein bottoms of both the first portion of the second conductor and the first conductor are on the same one of the plurality of ceramic layers.
2. A multilayer ceramic substrate, comprising: a sintered ceramic body including a plurality of ceramic layers; a via wire buried in the sintered ceramic body; a first conductor located on a plane generally perpendicular to a center axis of the via wire, the first conductor having an annular or partially annular shape surrounding the via wire on the plane; and a second conductor including a first portion and a second portion, the first portion being located outside the first conductor on the plane, the second portion underlying and directly connected to the lower surface of the first conductor, and an inner rim of the second portion being located outside an inner rim of the first conductor, wherein a thickness of the first conductor is greater than a thickness of the second conductor, wherein the via wire further includes a pad formed on at least one of the electrical-conductor-filled via holes of the plurality of ceramic layers, the pad being electrically and physically separated from the first conductor, wherein the second conductor has an opening, wherein the second conductor is a solid electrode and the first portion of the second conductor extends from the first conductor to the end of the solid electrode, and wherein bottoms of both the first portion of the second conductor and the first conductor are on the same one of the plurality of ceramic layers.
3. The multilayer ceramic substrate of claim 1, wherein the opening of the second conductor is greater than the inner rim of the first conductor, and a rim of the opening is located inside an outer rim of the first conductor.
4. The multilayer ceramic substrate of claim 1, wherein the via wire has the shape of a cylinder or a truncated cone.
5. The multilayer ceramic substrate of claim 4, wherein the first conductor has the shape of a circular ring.
6. The multilayer ceramic substrate of claim 1, wherein the second conductor is a ground electrode or an inner electrode of a capacitor.
7. The multilayer ceramic substrate of claim 1, wherein each of the plurality of ceramic layers includes another via hole and another via wire which is formed by an electrical conductor filled into the another via hole, in the at least one ceramic layer, the another via wire is surrounded by the first conductor, and the another via wires of the plurality of ceramic layers are connected together.
8. A method for manufacturing a multilayer ceramic substrate, comprising: a first step of forming a via hole in each of a plurality of ceramic green sheets; a second step of printing a conductor paste on an upper surface of at least one of the plurality of ceramic green sheets, thereby forming a second conductor pattern surrounding the via hole on the upper surface of the at least one ceramic green sheet, the second conductor pattern including a first portion and a second portion, the first portion being located outside the first conductor pattern on the upper surface of the at least one ceramic green sheet; a third step of printing a conductor paste on an upper surface of each of the ceramic green sheets, thereby forming a via wire pattern in which the via hole of each of the ceramic green sheets is filled with the conductor paste and forming a first conductor pattern at the at least one ceramic green sheet, the first conductor pattern being located on the second portion of the second conductor pattern and part of the upper surface located inside the second portion of the second conductor pattern, the second portion underlying and directly connected to the lower surface of the first conductor pattern, the first conductor pattern having a greater thickness than that of the second conductor pattern, and the first conductor pattern having an annular or partially annular shape surrounding the via wire; and a fourth step of stacking up the plurality of ceramic green sheets and connecting the via wire patterns, wherein the via wire further includes a pad formed on at least one of the electric-conductor filled via holes of the plurality of ceramic green sheets, the pad being electrically and physically separated from the first conductor pattern, wherein the second conductor pattern has an opening, wherein the second conductor pattern is a solid electrode and the first portion of the second conductor pattern extends from the first conductor pattern to the end of the solid electrode, and wherein bottoms of both the first portion of the second conductor and part of the first conductor are on the same one of the plurality of ceramic green sheets.
9. The method of claim 8, wherein the first step includes forming the via hole by laser or a punch die, and the via hole has the shape of a cylinder or a truncated cone.
10. The method of claim 8, wherein in the third step the via wire pattern and the first conductor pattern are printed using a same mask.
Description
BRIEF DESCRIPTION OF DRAWINGS
[0028]
[0029]
[0030]
[0031]
[0032]
[0033]
[0034]
[0035]
[0036]
[0037]
[0038]
[0039]
DESCRIPTION OF EMBODIMENTS
[0040] The present inventor conducted detailed research on the causes of a short circuit occurring in a conventional multilayer ceramic substrate. A manufacturing method of the conventional multilayer ceramic substrate is briefly described with reference to the drawings.
[0041] First, as shown in
[0042] Thereafter, a conductor paste is filled into the via hole 400a using a printer, whereby a via wire pattern 406a, including a main part pattern 401a and a pad pattern 402a, is formed. A mask for printing (not shown) has an opening at a position corresponding to a via hole 400a such that the opening is greater than the diameter of the via hole 400a, and therefore, after injection of the conductor paste into the via hole 400a, the pad pattern 402a is formed on the surface of the ceramic green sheet 300a such that the pad pattern 402a is connected with the main part pattern 401a and has a size corresponding to the opening as shown in
[0043] Then, a conductor paste is printed using a printer so as to surround the main part pattern 401a and the pad pattern 402a, whereby an electrode pattern 407a is formed as shown in
[0044] A ceramic green sheet 300b is produced in the same way as the ceramic green sheet 300a, which includes a via hole 400b, a main part pattern 401b and a pad pattern 402b which constitute a via wire pattern 406, and an electrode pattern 407b on a surface 300bu. The ceramic green sheets 300a, 300b are stacked up such that the via wire patterns 406a, 406b are aligned. The temperature is increased such that a binder contained in the ceramic green sheets 300a, 300b softens. Pressure is applied in the layer stacking direction, whereby the ceramic green sheets are compressed together into a molded structure (multilayer structure) such as shown in
[0045] As shown in
[0046] When stacking up the ceramic green sheets 300a, 300b, there is a probability that misalignment can occur between the ceramic green sheets 300a, 300b depending on the superposition accuracy (stacking misalignment). The amount of the stacking misalignment also needs to be considered in determining the largeness of the clearance, such that a connection is not established between the via wire pattern 406a of the ceramic green sheet 300a and the electrode pattern 407b of the ceramic green sheet 300b when the sheets are superposed one on the other. Therefore, to form via wires with high density, the clearance needs to be small, and reducing the above-described positional misalignment, print bleeding, and stacking misalignment, which affects the clearance, is important.
[0047] Patent Document 1 discloses a configuration where a pad is not formed as a solution for high density formation of via wires. As shown in
[0048] Patent Document 2 discloses, after two or more ceramic green sheets are stacked up, forming a via hole through the resultant multilayer structure, and filling a conductor paste into the via hole, thereby forming a via wire stacked up without a pad interposed between the layers. According to this method, positional misalignment of the via holes between the stacked ceramic green sheets can be reduced.
[0049] However, when a portion corresponding to the pad is removed together with the resin film as in Patent Document 1, such a problem arises that the amount of the conductor paste disposed of and wasted accordingly increases. Although it is possible to collect and reuse a dried conductor paste adhering to the resin film, increase of the cost is unavoidable. When the resin film is removed from the ceramic green sheet, the conductor of the via wire is likely to be taken away to a pushpin-like conductor on the resin film side, and there is a probability that a recess is formed at the surface of the via wire so that it is difficult to establish a connection between the via wires. Patent Document 1 fails to disclose providing an electrode pattern such as the above-described electrode around the via wire. As a matter of course, such a problem is not recognized that stacking misalignment of the ceramic green sheets can cause a short circuit between the via wire and the electrode pattern.
[0050] When ceramic green sheets are stacked up into a multilayer structure and a via hole is formed through the multilayer structure as in Patent Document 2, formation of the via hole and injection of the conductor paste are more difficult as the number of stacked sheets increases. Further, the positional relationship between the electrode patterns formed on the inner layers of the multilayer structure cannot be confirmed, and therefore, there is a probability that due to stacking misalignment of the ceramic green sheets, a via hole is formed in a region where the electrode pattern is formed, and a short circuit occurs between the via wire and the electrode pattern.
[0051] In view of the above-described circumstances, the present inventor conceived a novel multilayer ceramic substrate in which via wires can be arranged with high density and a manufacturing method thereof. Hereinafter, an embodiment of a multilayer ceramic substrate of the present disclosure and a manufacturing method thereof are described with reference to the drawings. In the following description, the terms which designate specific directions or positions (e.g., up, down, right, left, and other terms including such terms) are also used. Such terms are used merely for clear understanding of relative directions or positions in the referred drawings. So long as the relationship of relative directions or positions designated by terms such as up, down, etc., in the referred drawings is identical, drawings other than those provided in the present disclosure or actual products may not have the same arrangement as that shown in the referred drawings. The size or positional relationship of components shown in the drawings is sometimes exaggerated for clear understanding. The size of a component in an actual multilayer ceramic substrate, or the relative sizes of components in the actual multilayer ceramic substrate, are sometimes not reflected in the drawings. Particularly, electrodes and electrode patterns are sometimes shown as having a greater thickness than the actual thickness for clear understanding.
[0052]
[0053] The multilayer ceramic substrate 101 includes ceramic layers 300a, 300b stacked together, and via holes 400a, 400b, via wires 406a, 406b, first conductors 404a, 404b and second conductors 403a, 403b, which are respectively provided in the ceramic layers 300a, 300b. In an example of the embodiment described in the following section, the multilayer ceramic substrate 100 includes the ceramic layers 300a, 300b which are formed by stacking up two green sheets and sintering the stacked green sheets, although the multilayer ceramic substrate 101 may be formed by three or more green sheets.
[0054] The following description will be focused on the structure in the vicinity of the via wires 406a, 406b, which is one of the features of the multilayer ceramic substrate 101 of the present embodiment, although the multilayer ceramic substrate 101 of the present embodiment may include various other components, such as various passive components including capacitors, resistances, inductors, etc., which are realized by other electrodes, wirings, via wires, etc., wirings that establish connections between these passive components, pads that connect active components, and electrical conductors for radiation of heat.
[0055] The ceramic layers 300a, 300b constitute a sintered ceramic body 300. As previously described, the sintered ceramic body 300 of the present embodiment includes the ceramic layers 300a, 300b corresponding to two ceramic green sheets, although a common sintered ceramic body includes two to several tens of ceramic layers. The sintered ceramic body 300 may include a ceramic layer in which the via holes 400a, 400b and the via wires 406a, 406b are not provided. A plurality of ceramic layers included in the sintered ceramic body 300 may not have a definite border in some cases. In such a case, the border between two ceramic layers that sandwich an electrode may be defined based on the position of the bottom surface of the electrode formed on the upper surface of the ceramic green sheet.
[0056] The ceramic layers 300a, 300b have via holes 400a, 400b, respectively. The via holes 400a, 400b are connected together in the layer stacking direction of the plurality of ceramic layers 300a, 300b. The layer stacking direction is perpendicular to the upper surfaces of the ceramic layers 300a, 300b. One of the openings of the via hole 400a, 400b at the upper surface 300au, 300bu of the ceramic layer 300a, 300b and the other opening at the lower surface 300ad, 300bd may have the same size or may have different sizes. That is, the via hole 400a, 400b may have the shape of a pole or may have the shape of a truncated pyramid (frustum). The openings may be circular or may be polygonal. The ceramic layers 300a, 300b may have a plurality of via holes. In such a case, at least one via hole only needs to have the configuration of the present embodiment, while the other via holes do not need to have the configuration of the present embodiment.
[0057] The via wires 406a, 406b are buried in the sintered ceramic body 300 and include at least main parts 401a, 401b which are made of an electrical conductor filled into the via holes 400a, 400b. In the present embodiment, the via wires 406a, 406b further include pads 402a, 402b. The pads 402a, 402b are also made of the electrical conductor. That is, the via wires 406a, 406b are electrical conductors. The pads 402a, 402b are present at the upper surfaces 300au, 300bu of the ceramic layers 300a, 300b, respectively, and are connected with the main parts 401a, 401b, respectively. In a top view of the ceramic layer 300a, 300b, the diameter of the pad 402a, 402b may be greater than or equal to that of the via hole 400a, 400b. That is, the pad 402a, 402b may not have a flange. Also, the via wire 406a, 406b may not have the pad 402a, 402b.
[0058] The shape of the main part 401a, 401b of the via wire 406a, 406b reflects the shape of the via hole 400a, 400b. That is, the main part 401a, 401b of the via wire 406a, 406b may have the shape of a pole or may have the shape of a truncated pyramid (frustum). Specifically, the main part 401a, 401b may have the shape of a cylinder or a truncated cone (conical frustum).
[0059] The pads 402a, 402b are provided for more assured injection of the conductor paste into the via holes of the ceramic green sheets in manufacture of the multilayer ceramic substrate 101. In stacking up the ceramic green sheets, connection between the conductor pastes filled into the via holes is more assuredly established while positional misalignment is allowed.
[0060] The first conductor 404a, 404b is present on the upper surface 300au, 300bu of the ceramic layer 300a, 300b and has an annular (ring) shape or a partially annular (partial ring) shape surrounding the via wire 406a, 406b. The annular shape means that the first conductor has no discontinuity and surrounds the via wire 406a, 406b on the upper surface 300au, 300bu. The partially annular shape means that the first conductor surrounds the via wire 406a, 406b on the upper surface 300au, 300bu but has a discontinuity. The annular and partially annular shapes may be circular or may have a polygonal or non-polygonal shape. When the border between the ceramic layers 300a, 300b is indefinite, the first conductor 404a, 404b can be defined as being present on a plane generally perpendicular to the center axis of the via wire 406a, 406b. The term generally perpendicular means that it is within the angular range of, for example, 9010.
[0061] The second conductor 403a, 403b includes a first portion 403a1, 403b1 and a second portion 403a2, 403b2. The first portion 403a1, 403b1 is located outside the first conductor 404a, 404b on the upper surface 300au, 300bu of the ceramic layer 300a, 300b or on the previously-defined plane. The second portion 403a2, 403b2 overlies the first conductor 404a, 404b. The inner rim 403ai, 403bi of the second portion 403a2, 403b2 is located outside the inner rim 404ai, 404bi of the first conductor 404a, 404b. The inner rim 403ai, 403bi defines the opening 410a, 410b of the second conductor 403a, 403b. In other words, the second conductor 403a, 403b has the opening 410a, 410b that is greater than the inner rim 404ai, 404bi of the first conductor 404a, 404b. The inner rim 403ai, 403bi of the opening 410a, 410b is located inside the outer rim of the first conductor 404a, 404b.
[0062] The second conductor 403a, 403b is a conductor layer which has a larger area than the wire. The thickness of the second conductor 403a, 403b is smaller than that of the first conductor 404a, 404b. In other words, the thickness of the first conductor 404a, 404b is greater than that of the second conductor 403a, 403b.
[0063] The second conductors 403a, 403b constitute electrodes 407a, 407b, which are equivalent to ground electrodes, shield electrodes, inner electrodes of capacitors, etc., in a conventional multilayer ceramic substrate. The second conductors 403a, 403b are also referred to as solid electrodes. The electrodes 407a, 407b of the present embodiment are respectively provided on the upper surfaces 300au, 300bu of the ceramic layers 300a, 300b, but only need to be provided on the upper surface of at least one of the plurality of ceramic layers. Further, particularly, the second portions 403a2, 403b2 of the second conductors 403a, 403b may have the same shape or may have different shapes.
[0064] The ceramic layers 300a, 300b, the via wires 406a, 406b, the first conductors 404a, 404b and the second conductors 403a, 403b are formed using common materials which are commonly used in multilayer ceramic substrates, such as LTCC substrates or HTCC substrates. The material of the second conductors 403a, 403b may be the same as, or different from, the material of the first conductors 404a, 404b.
[0065] As previously described, examples of the factors that inhibit high density arrangement of via wires in a conventional multilayer ceramic substrate include stacking misalignment, print misalignment, and print bleeding. Hereinafter, this point is further described. Table 1 shows combinations of stacking misalignment between the ceramic green sheets which is caused by the ceramic green sheet stacking method, print misalignment of pads and electrodes, and symbols indicative of the maximum amount of print bleeding. The amounts of misalignment shown below represent the values obtained when viewed in the layer stacking direction of the ceramic layers, i.e., in a top view.
TABLE-US-00001 TABLE 1 MAXIMUM FACTOR AMOUNT STACKING MISALIGNMENT OF GREEN SHEETS Sz PAD PRINT MISALIGNMENT Pz PRINT BLEEDING Pn ELECTRODE PRINT MISALIGNMENT Rz PRINT BLEEDING Rn
[0066] The stacking misalignment of ceramic green sheets refers to the amount of misalignment between the centers of via holes of adjoining ceramic green sheets which are to be connected together, and is defined where Sz is the maximum amount of the misalignment which can occur during the process. The center of the via hole is coincident with the center of the via wire.
[0067] The print misalignment of a pad refers to the amount of misalignment between the centers of a via hole and a pad which are to be superposed one on the other, and is defined where Pz is the maximum amount of the misalignment which can occur during the process. The print misalignment of an electrode refers to the amount of misalignment between the center of a via hole and the center of an opening which is formed in the electrode so as not to overlap the via hole, and is defined where Rz is the maximum amount of the misalignment which can occur during the process.
[0068]
[0069] The definition of print bleeding is described with reference to
[0070] In the ceramic green sheet stacking method, it has been known that, as for stacking misalignment, print misalignment and print bleeding which can occur during the process, in general, the stacking misalignment Sz is likely to be greater than the print misalignment Pz, Rz (Sz>Pz, Sz>Rz), and the print misalignment Pz of the pad is generally equal to the print misalignment Rz of the electrode (PzRz). Also, the print bleeding Rn of the electrode that is thin as compared with the pad is likely to be greater than the print bleeding Pn of the pad (Rn>Pn). This is because, as previously described, a conductor paste used for formation of a thin electrode has a smaller viscosity than a conductor paste used for formation of a thick electrode.
[0071] As shown in
[0072] Here, the via wires preferably have the shape of a cylinder or a truncated cone. In the case where the via wires have the shape of a truncated cone, the requirement for connection of adjoining via wires is that, when the smaller diameter side of a via wire (diameter Ds) and the larger diameter side of an adjoining via wire (diameter Dl) are connected, of the sum of the diameter on the smaller diameter side, Ds, and the diameter on the larger diameter side, Dl, is greater than the stacking misalignment Sz ((Ds+Dl)/2>Sz). When the smaller diameter side of a via wire (diameter Ds) and the smaller diameter side of an adjoining via wire (diameter Ds) are connected, the diameter on the smaller diameter side, Ds, is required to be greater than the stacking misalignment Sz (Ds>Sz). When the larger diameter side of a via wire (diameter Dl) and the larger diameter side of an adjoining via wire (diameter Dl) are connected, the diameter on the larger diameter side, Dl, is required to be greater than the stacking misalignment Sz (Dl>Sz). In the following description, it is assumed that the via wires have the shape of a cylinder for the sake of simplicity in description.
[0073]
[0074] Thus, under the above-described precondition, a short circuit does not occur between a pad and an electrode formed on the same ceramic green sheet and a short circuit does not occur between a via wire and an electrode formed on different ceramic green sheets simply when the configuration is designed such that the following conditions are met:
w1>Pz+Pn+Rz+Rn
w2>Sz+Rz+Rn
w1w2
where w1 is the interval between the rim of the pad and the rim of the electrode, w2 is the interval between the outer rim of the via wire and the inner rim of the electrode, Sz is the stacking misalignment of ceramic green sheets, Pz is the print misalignment of the pad, Pn is the print bleeding of the pad, Rz is the print misalignment of the electrode, and Rn is the print bleeding of the electrode.
[0075] The present inventor wholeheartedly carried out extensive researches on high density arrangement of via wires in a multilayer ceramic substrate and, in view of such basic conditions for configuration designing, reached a fact that the print bleeding of the electrode is larger than that of the pad although the print misalignment of the electrode is equivalent to that of the pad. When the electrode has a large thickness, preferably when the thickness of the electrode is generally equal to that of the pad, conductor pastes which have generally equal viscosities can be used, and the print bleeding Rn of the electrode can be reduced to the degree of the print bleeding Pn of the pad.
[0076] When the thickness of the electrode is increased, the electrode and the pad can be formed together by printing. In this case, print misalignment does not occur between the electrode and the pad, and a constant interval w1 is always secured. Therefore, the interval w1 only needs to be determined in consideration of the print bleeding Pn of the pad and the print bleeding Rn of the electrode. That is, it is only necessary to meet the condition of w1>Pz+Rz.
[0077] However, when the thickness of the electrode is increased, delamination of the ceramic layers is likely to occur. In view of such circumstances, the present inventor found that, when a neighboring portion surrounding the via wire of the electrode is formed so as to have a greater thickness while the other portions are formed so as to have a relatively small thickness such that the pad has a greater thickness in the resultant structure, the interval w1 between the rim of the pad and the rim of the electrode and the interval w2 between the outer rim of the via wire and the inner rim of the electrode can be reduced by RnPn (Rn is the print bleeding of the electrode, and Pn is the print bleeding of the pad) while occurrence of delamination is prevented, and by the decrease of the intervals w1, w2, the via wires can be arranged with higher density accordingly.
[0078] Next, a manufacturing method of the multilayer ceramic substrate that has the above-described configuration is described. As shown in
[0079] The ceramic green sheets 300a, 300b have via holes 400a, 400b. In formation of the via holes 400a, 400b, for example, a punch die may be used which has a plurality of punch pins. When the diameter and position of the via hole are different among the ceramic layers 300a, 300b, the via holes 400a, 400b may be formed by laser processing. The via holes 400a, 400b formed by laser processing may have the shape of a cylinder depending on the laser output intensity. The via holes 400a, 400b may have the shape of a truncated cone. When formed by a punch die, the via hole usually has a cylindrical shape. In
[0080] Then, the ceramic green sheet 300a, 300b and the screen mask are set in a printer, and a conductor paste is filled into the via hole 400a, 400b of the ceramic green sheet 300a, 300b by printing using a squeegee, whereby the main part pattern 401a, 401b of the via wire 406a, 406b is formed as shown in
[0081] The screen mask has openings which define the pad pattern 402a, 402b and the first conductor pattern 404a, 404b. Therefore, by performing screen printing only once, formation of the pad pattern 402a, 402b and formation of the first conductor pattern 404a, 404b can be simultaneously accomplished. The first conductor pattern 404a, 404b is located around the pad pattern 402a, 402b with a predetermined clearance therebetween. Since the pad pattern 402a, 402b and the first conductor pattern 404a, 404b are formed through a single printing procedure, positional misalignment of the pad pattern 402a, 402b relative to the first conductor pattern 404a, 404b would not occur. The first conductor pattern 404a, 404b and the pad pattern 402a, 402b are formed so as to have generally equal thicknesses. In forming a predetermined electrode pattern by screen printing, if the thickness of the printed electrode pattern is large, the edge portions of the electrode pattern are definitely formed so that print bleeding can be reduced. It is preferred that the thicknesses of the first conductor pattern 404a, 404b and the pad pattern 402a, 402b as printed are not less than 14 m.
[0082] Next, the screen mask is replaced by another one, and a conductor paste is printed on the upper surface 300au, 300bu of the ceramic green sheet 300a, 300b using a squeegee such that a second conductor pattern 403a, 403b is formed as shown in
[0083] The second conductor pattern 403a, 403b can also be formed using a known conductor paste, such as a silver paste, a copper paste, a silver-palladium paste, or the like.
[0084] The thickness of the second conductor pattern 403a, 403b is smaller than that of the first conductor pattern 404a, 404b. For example, the thickness of the second conductor pattern 403a, 403b is not more than 10 m. Wirings such as an electrode pattern for a capacitor and other conductor patterns for passive components may be formed simultaneously with the second conductor pattern 403a, 403b.
[0085] As shown in
[0086] As shown in
[0087] Thereafter, the above-described multilayer structure is fired (sintering step). This baking is performed in, for example, air or a N.sub.2 atmosphere at 800 C. to 1000 C. for the duration of about 30 minutes to 10 hours, although these parameters depend on the type of the conductor paste. Thereby, a sintered ceramic body is formed from the green sheet multilayer structure. Meanwhile, the main part pattern and the pad pattern, which are made of the conductor paste, constitute the via wire of the electrical conductor. Further, the first conductor and the second conductor are formed from the first conductor pattern and the second conductor pattern which are made of the conductor paste. Thus, the multilayer ceramic substrate 101 shown in
[0088] As an example, the maximum values of the stacking misalignment Sz, the print misalignment Pz and the print bleeding Pn of the pad, the print misalignment Qz and the print bleeding Qn of the first conductor, the print misalignment Rz and the print bleeding Rn of the second conductor, which are reached during the process, are shown in Table 2. Since the multilayer structure is manufactured by the above-described ceramic green sheet stacking method which is the same as the conventional method, the maximum values of the stacking misalignment Sz and the print misalignment Pz and the print bleeding Pn of the pad in the present embodiment are equal to those of the conventional method, and the print misalignment Rz and the print bleeding Rn of the second conductor are equal to the print misalignment Rz and the print bleeding Rn of the conventional electrode. The print misalignment Qz of the first conductor is equal to the print misalignment of the pad and the second conductor. The print bleeding Qn of the first conductor is smaller than the print bleeding Rn of the second conductor. In Table 2, the value of the print bleeding Qn is on the assumption that the thickness of the first conductor is equal to that of the pad.
[0089] When the thickness of the first conductor is generally equal to that of the pad, the print bleeding of the first conductor can also be generally equal to that of the pad. Therefore, the interval w1 between the rim of the pad and the rim of the electrode and the interval w2 between the outer rim of the via wire and the inner rim of the electrode can be reduced by the difference between the print bleeding Rn of the electrode and the print bleeding Qn of the first conductor as compared with the conventional multilayer structure.
TABLE-US-00002 TABLE 2 MAXIMUM FACTOR AMOUNT STACKING MISALIGNMENT OF GREEN SHEETS Sz (50 m) PAD PRINT MISALIGNMENT Pz (25 m) PRINT BLEEDING Pn (5 m) FIRST CONDUCTOR PRINT MISALIGNMENT Qz (25 m) PRINT BLEEDING Qn (5 m) SECOND CONDUCTOR PRINT MISALIGNMENT Rz, Rz (25 m) PRINT BLEEDING Rn, Rn (15 m)
[0090] Specifically, the interval w1 between the rim of the pad 402a, 402b and the rim of the electrode 407a, 407b (first conductor 404a, 404b) is 60 m (Pz+Pn+Qz+Qn), while the interval w1 in the conventional multilayer structure is 70 m (Pz+Pn+Rz+Rn). The interval w2 is 80 m (Sz+Qz+Qn), while the interval w2 in the conventional multilayer structure is 90 m (Sz+Rz+Rn). That is, each of w1 and w2 can be reduced by 10 m. Thus, the first conductor 404a, 404b that is to be electrically coupled with the second conductor 403a, 403b can be formed near the via wire 406a, 406b, and therefore, the interval between adjoining via wires 406a, 406b can also be reduced so that a relatively high density arrangement is possible.
[0091] According to such a multilayer ceramic substrate of the present embodiment, an electrode, such as a ground electrode formed around a via wire, a shield electrode, an inner electrode for a capacitor, etc., is formed by the first conductor that has an annular or partially annular shape surrounding the via wire and the second conductor that overlaps the first conductor but is not present inside the first conductor and that extends outside the first conductor. The thickness of the first conductor is greater than that of the second conductor. As the thickness of the conductors increases, the viscosity of a conductor paste used for formation of the conductors can be increased. Therefore, in forming a pattern of the electrode on a green sheet by printing, the print bleeding of the pattern of the electrode at the opening on the via wire side can be reduced. Thus, the clearance between the via wire and the electrode can be reduced, and the via wires can be arranged with higher density.
[0092] Various modifications can be made to the multilayer ceramic substrate and the manufacturing method of the multilayer ceramic substrate of the present embodiment.
[0093] The multilayer ceramic substrate 102 can be manufactured by, for example, the following method. Firstly, a via hole is formed in each of a plurality of ceramic green sheets (first step). Thereafter, a conductor paste is printed on the upper surface of each ceramic green sheet such that a second conductor pattern surrounding the via hole is formed on the upper surface of each ceramic green sheet (second step).
[0094] Then, a conductor paste is printed on the upper surface of each ceramic green sheet so as to form a via wire pattern in which the via hole is filled with the conductor paste and a first conductor pattern on part of the second conductor pattern and part of the upper surface located inside the inner rim of the second conductor pattern, the parts being located such that the inner rim of the second conductor pattern lies between the parts, the first conductor pattern having a greater thickness than that of the second conductor pattern, and the first conductor pattern having an annular or partially annular shape surrounding the via wire (third step).
[0095] Thereafter, a plurality of ceramic green sheets are stacked up, and the via wire patterns are connected together, whereby a multilayer structure is obtained (fourth step). Lastly, the multilayer structure is sintered, whereby a multilayer ceramic substrate is obtained. Such a manufacturing method can also likewise achieve the effect of increasing the arrangement density of the via wires.
[0096]
[0097]
[0098]
[0099] Then, as shown in
[0100] Alternatively, in a region of the upper surface 300au, 300bu exclusive of the pad pattern 402a, 402b and the first conductor pattern 404a, 404b, a slurry of the same material as that of the ceramic green sheet 300a may be printed, and the pad pattern 402a, 402b and the first conductor pattern 404a, 404b may be partially buried in the printed slurry.
[0101] Thereafter, a conductor paste is printed on the upper surface 300au, 300bu of the ceramic green sheet 300a, 300b such that a second conductor pattern 403a, 403b is formed as shown in
INDUSTRIAL APPLICABILITY
[0102] A multilayer ceramic substrate of the present disclosure is applicable to multilayer ceramic substrates of various uses. Particularly, it is suitably used for a multilayer ceramic substrate which includes a via wire, and a ground electrode, a shield electrode, and an inner electrode of a capacitor, for example, a multilayer ceramic substrate for use in a high frequency module or the like.
REFERENCE SIGNS LIST
[0103] 300a, 300b ceramic green sheet, ceramic layer [0104] 400a, 400b via hole [0105] 401a, 401b main part of via wire [0106] 402a, 402b pad [0107] 403a, 403b electrode, second conductor [0108] 404a, 404b first conductor