Frequency-locked circuit for variable frequency topology and frequency-locked method thereof

Abstract

A frequency-locked circuit for a variable frequency topology is configured to trigger a Pulse Width Modulation (PWM) controller to lock a frequency of a driving signal outputted by the PWM controller. The frequency-locked circuit includes an AC wave generating circuit and a comparator. The AC wave generating circuit receives and converts the driving signal to generate an AC wave signal. The comparator is electrically connected to the AC wave generating circuit and receives the AC wave signal. The comparator compares the AC wave signal with a reference signal to generate a comparison output signal. In response to determining that the AC wave signal is greater than the reference signal, the comparison output signal triggers the PWM controller to convert the driving signal from one voltage level to another voltage level so as to lock the frequency. The one voltage level is different from the another voltage level.

Claims

1. A frequency-locked circuit for a variable frequency topology, which is configured to trigger a Pulse Width Modulation (PWM) controller to lock a frequency of a driving signal outputted by the PWM controller, the frequency-locked circuit for the variable frequency topology comprising: an AC wave generating circuit receiving and converting the driving signal to generate an AC wave signal; and a comparator electrically connected to the AC wave generating circuit and receiving the AC wave signal, wherein the comparator compares the AC wave signal with a reference signal to generate a comparison output signal; wherein in response to determining that the AC wave signal is greater than the reference signal, the comparison output signal triggers the PWM controller to convert the driving signal from one voltage level to another voltage level so as to lock the frequency, and the one voltage level is different from the another voltage level.

2. The frequency-locked circuit for the variable frequency topology of claim 1, wherein the AC wave generating circuit has a transmitting terminal and comprises: a switch electrically connected to the comparator; a resistor electrically connected between the switch and a power supply voltage; and a capacitor electrically connected between the resistor and a ground voltage; wherein the transmitting terminal is configured to transmit the AC wave signal to the comparator and is located between the resistor and the capacitor.

3. The frequency-locked circuit for the variable frequency topology of claim 2, wherein, the switch is controlled by the driving signal to be turned on or off; in response to determining that the switch is turned on, the transmitting terminal is discharged to the ground voltage; and in response to determining that the switch is turned off, the transmitting terminal is charged to the power supply voltage via the resistor and the capacitor to form the AC wave signal.

4. The frequency-locked circuit for the variable frequency topology of claim 1, wherein the AC wave signal has a triangular waveform, the one voltage level is a low voltage level, and the another voltage level is a high voltage level.

5. The frequency-locked circuit for the variable frequency topology of claim 1, wherein in response to determining that the AC wave signal is smaller than or equal to the reference signal, the comparison output signal triggers the PWM controller to keep the driving signal at the one voltage level.

6. The frequency-locked circuit for the variable frequency topology of claim 2, further comprising: a unit circuit electrically connected to the comparator and comprising: a transistor controlled by the comparison output signal to be turned on or off and has a switching state, wherein the transistor generates a control input signal according to the switching state, and transmits the control input signal to the PWM controller.

7. The frequency-locked circuit for the variable frequency topology of claim 6, wherein each of the switch of the AC wave generating circuit and the transistor of the unit circuit is a Metal Oxide Semiconductor Field Effect Transistor (MOSFET) or a Bipolar Junction Transistor (BJT).

8. The frequency-locked circuit for the variable frequency topology of claim 6, wherein, in response to determining that the transistor is controlled by the comparison output signal to be turned on, the switching state of the transistor is a turned-on state, and the control input signal is a low voltage level; and in response to determining that the transistor is controlled by the comparison output signal to be turned off, the switching state of the transistor is a turned-off state, and the control input signal is a high voltage level.

9. The frequency-locked circuit for the variable frequency topology of claim 1, wherein the driving signal of the PWM controller is electrically connected to a converting switch of a DC-DC converter, so that the converting switch is controlled by the driving signal to be turned on or off, and the frequency is corresponding to turning on and off of the converting switch.

10. A frequency-locked method of a frequency-locked circuit for a variable frequency topology, which is configured to trigger a Pulse Width Modulation (PWM) controller to lock a frequency of a driving signal outputted by the PWM controller, the frequency-locked method of the frequency-locked circuit for the variable frequency topology comprising: performing an AC wave generating step, wherein the AC wave generating step comprises configuring an AC wave generating circuit to convert the driving signal to generate an AC wave signal; and performing a signal comparing step, wherein the signal comparing step comprises configuring a comparator to compare the AC wave signal with a reference signal to generate a comparison output signal; wherein in response to determining that the AC wave signal is greater than the reference signal, the comparison output signal triggers the PWM controller to convert the driving signal from one voltage level to another voltage level so as to lock the frequency, and the one voltage level is different from the another voltage level.

11. The frequency-locked method of the frequency-locked circuit for the variable frequency topology of claim 10, wherein, the AC wave signal has a triangular waveform, the one voltage level is a low voltage level, and the another voltage level is a high voltage level; and in response to determining that the AC wave signal is smaller than or equal to the reference signal, the comparison output signal triggers the PWM controller to keep the driving signal at the one voltage level.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) The present disclosure can be more fully understood by reading the following detailed description of the embodiment, with reference made to the accompanying drawings as follows:

(2) FIG. 1 shows a block diagram of a frequency-locked circuit for a variable frequency topology according to a first embodiment of the present disclosure.

(3) FIG. 2 shows a schematic view of a frequency-locked circuit for a variable frequency topology according to a second embodiment of the present disclosure.

(4) FIG. 3 shows a schematic view of an AC wave signal, a reference signal and a comparison output signal of the frequency-locked circuit for the variable frequency topology of FIG. 2.

(5) FIG. 4A shows a schematic view of the AC wave signal, the reference signal, a driving signal and a drain-source voltage of the frequency-locked circuit for the variable frequency topology of FIG. 2, when a frequency of the driving signal is not locked.

(6) FIG. 4B shows a schematic view of the AC wave signal, the reference signal, the driving signal and the drain-source voltage of the frequency-locked circuit for the variable frequency topology of FIG. 2, when the frequency of the driving signal is locked.

(7) FIG. 5 shows a flow chart of a frequency-locked method of a frequency-locked circuit for a variable frequency topology according to the third embodiment of the present disclosure.

DETAILED DESCRIPTION

(8) The embodiment will be described with the drawings. For clarity, some practical details will be described below. However, it should be noted that the present disclosure should not be limited by the practical details, that is, in some embodiment, the practical details is unnecessary. In addition, for simplifying the drawings, some conventional structures and elements will be simply illustrated, and repeated elements may be represented by the same labels.

(9) It will be understood that when an element (or device) is referred to as be “connected to” another element, it can be directly connected to the other element, or it can be indirectly connected to the other element, that is, intervening elements may be present. In contrast, when an element is referred to as be “directly connected to” another element, there are no intervening elements present. In addition, the terms first, second, third, etc. are used herein to describe various elements or components, these elements or components should not be limited by these terms. Consequently, a first element or component discussed below could be termed a second element or component.

(10) Please refer to FIG. 1. FIG. 1 shows a block diagram of a frequency-locked circuit 100 for a variable frequency topology according to a first embodiment of the present disclosure. The frequency-locked circuit 100 for the variable frequency topology is configured to trigger a Pulse Width Modulation (PWM) controller 110 to lock a frequency of a driving signal V.sub.DRV outputted by the PWM controller 110. The frequency-locked circuit 100 for the variable frequency topology includes an AC wave generating circuit 200, a comparator 300 and a unit circuit 400. The AC wave generating circuit 200 receives and converts the driving signal V.sub.DRV to generate an AC wave signal V.sub.tri. The comparator 300 is electrically connected to the AC wave generating circuit 200 and receives the AC wave signal V.sub.tri. The comparator 300 compares the AC wave signal V.sub.tri with a reference signal V.sub.ref to generate a comparison output signal V.sub.out. In response to determining that the AC wave signal V.sub.tri is greater than the reference signal V.sub.ref, the comparison output signal V.sub.out triggers the PWM controller 110 to convert the driving signal V.sub.DRV from one voltage level to another voltage level so as to lock the frequency. The one voltage level is different from the another voltage level. The unit circuit 400 is electrically connected to the comparator 300 and is configured to convert the comparison output signal V.sub.out into a control input signal V.sub.ZCD of the PWM controller 110. Therefore, the frequency-locked circuit 100 for the variable frequency topology of the present disclosure detects the driving signal V.sub.DRV to form the AC wave signal V.sub.tri and compares the AC wave signal V.sub.tri with the reference signal V.sub.ref, and then triggers the PWM controller 110 to set the driving signal V.sub.DRV to a high voltage level according to the comparison output signal V.sub.out, so that the frequency of the driving signal V.sub.DRV can be limited to a predetermined value, and avoid the problem of increasing the output ripple voltage due to the lower frequency of the driving signal V.sub.DRV in a conventional circuit. The following are detailed examples to illustrate the details of the above circuit.

(11) Please refer to FIGS. 1 and 2. FIG. 2 shows a schematic view of a frequency-locked circuit 100a for a variable frequency topology according to a second embodiment of the present disclosure. The frequency-locked circuit 100a for the variable frequency topology is configured to trigger a PWM controller 110 to lock a frequency of a driving signal V.sub.DRV. A control input signal V.sub.ZCD is inputted into the PWM controller 110, and the driving signal V.sub.DRV is outputted by the PWM controller 110. The driving signal V.sub.DRV of the PWM controller 110 is electrically connected to a converting switch Q1 of a DC-DC converter, so that the converting switch Q1 is controlled by the driving signal V.sub.DRV to be turned on or off. The frequency is corresponding to turning on and off of the converting switch Q1, i.e., the frequency is corresponding to a drain-source voltage V.sub.DS of the converting switch Q1. The frequency-locked circuit 100a for the variable frequency topology includes an AC wave generating circuit 200a, a comparator 300 and a unit circuit 400a.

(12) The AC wave generating circuit 200a receives and converts the driving signal V.sub.DRV to generate an AC wave signal V.sub.tri. In detail, the AC wave generating circuit 200a has a transmitting terminal and includes a switch Q2, a resistor R1 and a capacitor C1. The switch Q2 is electrically connected to the comparator 300. The resistor R1 is electrically connected between the switch Q2 and a power supply voltage VCC. The capacitor C1 is electrically connected between the resistor R1 and a ground voltage (GND). The resistor R1 and the capacitor C1 form an RC charge-discharge circuit. The transmitting terminal is configured to transmit the AC wave signal V.sub.tri to the comparator 300 and is located between the resistor R1 and the capacitor C1. The capacitor C1 is electrically connected to the comparator 300 and the switch Q2. In addition, the switch Q2 is controlled by the driving signal V.sub.DRV to be turned on or off. In response to determining that the switch Q2 is turned on (short), the transmitting terminal is discharged to the ground voltage. In response to determining that the switch Q2 is turned off (open), the transmitting terminal is charged to the power supply voltage VCC via the resistor R1 and the capacitor C1 to form the AC wave signal V.sub.tri. The AC wave signal V.sub.tri may have a triangular waveform, and a hypotenuse of the triangular waveform may have an arc shape.

(13) The comparator 300 is electrically connected to the AC wave generating circuit 200a and receives the AC wave signal V.sub.tri. The comparator 300 compares the AC wave signal V.sub.tri with a reference signal V.sub.ref to generate a comparison output signal V.sub.out. In detail, the comparator 300 has a positive input terminal (+), a negative input terminal (−) and a comparison output terminal. The positive input terminal is electrically connected to the transmitting terminal of the AC wave generating circuit 200a to receive the AC wave signal V.sub.tri. The negative input terminal is electrically connected to the reference signal V.sub.ref. The comparison output terminal generates the comparison output signal V.sub.out according to the AC wave signal V.sub.tri and the reference signal V.sub.ref. The comparison output terminal is electrically connected to two resistors R2, R3. The resistor R2 is connected between the power supply voltage VCC and the comparison output terminal, and the resistor R3 is connected between the comparison output terminal and the ground voltage (GND).

(14) The unit circuit 400a is electrically connected to the comparator 300 and includes a transistor Q3. The transistor Q3 is controlled by the comparison output signal V.sub.out to be turned on or off and has a switching state. The transistor Q3 generates the control input signal V.sub.ZCD according to the switching state, and transmits the control input signal V.sub.ZCD to the PWM controller 110. In response to determining that the transistor Q3 is controlled by the comparison output signal V.sub.out to be turned on, the switching state of the transistor Q3 is a turned-on state, and the control input signal V.sub.ZCD is a low voltage level. In response to determining that the transistor Q3 is controlled by the comparison output signal V.sub.out to be turned off, the switching state of the transistor Q3 is a turned-off state, and the control input signal V.sub.ZCD is a high voltage level.

(15) In FIG. 2, in response to determining that the AC wave signal V.sub.tri is greater than the reference signal V.sub.ref, the comparison output signal V.sub.out triggers the PWM controller 110 to convert the driving signal V.sub.DRV from one voltage level to another voltage level via the unit circuit 400a, thus locking the frequency of the driving signal V.sub.DRV (i.e., increasing the frequency). On the contrary, in response to determining that the AC wave signal V.sub.tri is smaller than or equal to the reference signal V.sub.ref, the comparison output signal V.sub.out triggers the PWM controller 110 to keep the driving signal V.sub.DRV at the one voltage level via the unit circuit 400a. The one voltage level is different from the another voltage level.

(16) In one embodiment, the variable frequency topology can include the PWM controller 110 and the DC-DC converter, and the driving signal V.sub.DRV is configured to control the converting switch Q1 of the DC-DC converter. The one voltage level may be the low voltage level, and the another voltage level may be the high voltage level. Each of the converting switch Q1 of the DC-DC converter, the switch Q2 of the AC wave generating circuit 200a and the transistor Q3 of the unit circuit 400a is a Metal Oxide Semiconductor Field Effect Transistor (MOSFET) or a Bipolar Junction Transistor (BJT). The reference signal V.sub.ref is a fixed reference voltage.

(17) Therefore, the frequency-locked circuit 100a for the variable frequency topology of the present disclosure detects the driving signal V.sub.DRV to form the AC wave signal V.sub.tri and compares the AC wave signal V.sub.tri with the reference signal V.sub.ref, and then triggers the PWM controller 110 to set the driving signal V.sub.DRV to the high voltage level according to the comparison output signal V.sub.out, so that the frequency of the driving signal V.sub.DRV can be limited to a predetermined value, and avoid the problem of increasing the output ripple voltage due to the lower frequency of the driving signal V.sub.DRV in a conventional circuit.

(18) Please refer to FIGS. 2, 3, 4A and 4B. FIG. 3 shows a schematic view of an AC wave signal V.sub.tri, a reference signal V.sub.ref and a comparison output signal V.sub.out of the frequency-locked circuit 100a for the variable frequency topology of FIG. 2. FIG. 4A shows a schematic view of the AC wave signal V.sub.tri, the reference signal V.sub.ref, a driving signal V.sub.DRV and a drain-source voltage V.sub.DS of the frequency-locked circuit 100a for the variable frequency topology of FIG. 2, when a frequency of the driving signal V.sub.DRV is not locked. FIG. 4B shows a schematic view of the AC wave signal V.sub.tri, the reference signal V.sub.ref, the driving signal V.sub.DRV and the drain-source voltage V.sub.DS of the frequency-locked circuit 100a for the variable frequency topology of FIG. 2, when the frequency of the driving signal V.sub.DRV is locked. In response to determining that the frequency of the driving signal V.sub.DRV is higher than or equal to the predetermined value, the charging time period of the RC charge-discharge circuit (i.e., the resistor R1 and the capacitor C1) is shorter, so that the voltage level of the AC wave signal V.sub.tri is lower. The AC wave signal V.sub.tri is input to the comparator 300 and compared with the reference signal V.sub.ref. Because the voltage level of the AC wave signal V.sub.tri is lower, the voltage level of the AC wave signal V.sub.tri is lower than the reference signal V.sub.ref, so that the comparator 300 outputs the comparison output signal V.sub.out having the low voltage level (L), and the PWM controller 110 is inactive at this time (i.e., the PWM controller 110 does not adjust the frequency of the driving signal V.sub.DRV). On the contrary, in response to determining that the frequency of the driving signal V.sub.DRV is lower than the predetermined value, the charging time period of the RC charge-discharge circuit is longer, so that the AC wave signal V.sub.tri can be charged to a higher voltage level, i.e., the voltage level of the AC wave signal V.sub.tri is higher. The AC wave signal V.sub.tri is input to the comparator 300 and compared with the reference signal V.sub.ref. Because the voltage level of the AC wave signal V.sub.tri is higher, the voltage level of the AC wave signal V.sub.tri is higher than the reference signal V.sub.ref, so that the comparator 300 outputs the comparison output signal V.sub.out having the high voltage level (H), and then triggers the PWM controller 110 to adjust the frequency of the driving signal V.sub.DRV (i.e., increase the frequency to enable the frequency to be locked). In other words, in response to determining that the frequency of the driving signal V.sub.DRV is lower than the predetermined value, the frequency-locked circuit 100a for the variable frequency topology of the present disclosure can adjust the driving signal V.sub.DRV from a first state to a second state (e.g., from “change at time t0” to “change at time t1”). The first state represents that the driving signal V.sub.DRV is changed at time t0, as shown in FIG. 4A. The second state represents that the driving signal V.sub.DRV is changed at time t1, as shown in FIG. 4B. Accordingly, the frequency of the driving signal V.sub.DRV is locked at a higher frequency (i.e., the predetermined value).

(19) Please refer to FIGS. 1, 2 and 5. FIG. 5 shows a flow chart of a frequency-locked method 500 of a frequency-locked circuit for a variable frequency topology according to the third embodiment of the present disclosure. The frequency-locked method 500 can be applied to each of the frequency-locked circuits 100, 100a for the variable frequency topology of FIGS. 1 and 2. The frequency-locked method 500 of the frequency-locked circuit for the variable frequency topology is configured to trigger a PWM controller 110 to lock a frequency of a driving signal V.sub.DRV outputted by the PWM controller 110. The frequency-locked method 500 of the frequency-locked circuit for the variable frequency topology includes performing an AC wave generating step S02 and a signal comparing step S04.

(20) The AC wave generating step S02 includes configuring an AC wave generating circuit (i.e., one of the AC wave generating circuits 200, 200a) to convert the driving signal V.sub.DRV to generate an AC wave signal V.sub.tri. The AC wave signal V.sub.tri may have a triangular waveform.

(21) The signal comparing step S04 includes configuring a comparator 300 to compare the AC wave signal V.sub.tri with a reference signal V.sub.ref to generate a comparison output signal V.sub.tri. In response to determining that the AC wave signal V.sub.tri is greater than the reference signal V.sub.ref, the comparison output signal V.sub.out triggers the PWM controller 110 to convert the driving signal V.sub.DRV from one voltage level to another voltage level so as to lock the frequency (i.e., increasing the frequency). The one voltage level is different from the another voltage level. On the contrary, in response to determining that the AC wave signal V.sub.tri is smaller than or equal to the reference signal V.sub.ref, the comparison output signal V.sub.out triggers the PWM controller 110 to keep the driving signal V.sub.DRV at the one voltage level. The one voltage level is a low voltage level, and the another voltage level is a high voltage level.

(22) In addition, the frequency-locked method 500 of the frequency-locked circuit for the variable frequency topology can further include performing a signal converting step. The signal converting step includes configuring a unit circuit (i.e., one of the unit circuits 400, 400a) to convert the comparison output signal V.sub.out into a control input signal V.sub.ZCD of the PWM controller 110, thereby triggering the PWM controller 110.

(23) Therefore, the frequency-locked method 500 of the frequency-locked circuit for the variable frequency topology of the present disclosure can generate the control input signal V.sub.ZCD by the AC wave generating circuit (i.e., one of the AC wave generating circuits 200, 200a), the comparator 300 and the unit circuit (i.e., one of the unit circuits 400, 400a) to trigger the PWM controller 110 to increase the frequency of the driving signal V.sub.DRV when the frequency of the driving signal V.sub.DRV is lower than a target frequency (i.e., the predetermined value). In addition, the present disclosure may be applied to a flyback converter (e.g., an active clamp flyback converter or a quasi-resonant flyback converter). In the application of the DC-DC converter, the driving signal V.sub.DRV with increased frequency controls the converting switch Q1, so that the DC-DC converter can generate an output with a lower ripple and lower noise to improve the accuracy of the output of the DC-DC converter.

(24) According to the aforementioned embodiments and examples, the advantages of the present disclosure are described as follows.

(25) 1. The frequency-locked circuit for the variable frequency topology and the frequency-locked method thereof of the present disclosure can detect the driving signal to form the AC wave signal and compare the AC wave signal with the reference signal, and then trigger the PWM controller to set the driving signal to the high voltage level according to the comparison output signal, so that the frequency of the driving signal can be limited to a predetermined value, and avoid the problem of increasing the output ripple voltage due to the lower frequency of the driving signal in a conventional circuit.

(26) 2. The frequency-locked circuit for the variable frequency topology and the frequency-locked method thereof of the present disclosure can generate the control input signal by the AC wave generating circuit, the comparator and the unit circuit to trigger the PWM controller to increase the frequency of the driving signal when the frequency of the driving signal is lower than a target frequency. In addition, in the application of the DC-DC converter, the driving signal with increased frequency controls the converting switch, so that the DC-DC converter can generate an output with a lower ripple and lower noise to improve the accuracy of the output of the DC-DC converter.

(27) Although the present disclosure has been described in considerable detail with reference to certain embodiments thereof, other embodiments are possible. Therefore, the spirit and scope of the appended claims should not be limited to the description of the embodiments contained herein.

(28) It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present disclosure without departing from the scope or spirit of the disclosure. In view of the foregoing, it is intended that the present disclosure cover modifications and variations of this disclosure provided they fall within the scope of the following claims.