ANTENNA PORT TERMINATION IN ABSENCE OF POWER SUPPLY

Abstract

Methods and devices to address antenna termination in absence of power supplies within an electronic circuit including a termination circuit and a switching circuit. The devices include regular NMOS devices that decouple the antenna from the switching circuit in absence of power supplies while the antenna is coupled to a terminating impedance having a desired impedance value through a native NMOS device. The antenna is coupled with the switching circuit via the regular NMOS device during powered conditions while the antenna is decoupled from the terminating impedance.

Claims

1. (canceled)

2. An electronic circuit comprising: a series arrangement of a first switch and a termination impedance; a switching circuit including radio frequency (RF) switches; a second switch coupling an antenna and the series arrangement of the first switch and the termination impedance to the switching circuit; wherein: a threshold voltage of the first switch is less than a threshold voltage of the second switch; in a powered condition, the antenna is connected to the switching circuit and disconnected from the termination impedance, and in an unpowered condition, the antenna is connected to the termination impedance and disconnected from the second circuit.

3. The electronic circuit of claim 2, wherein: in the powered condition, the first switch is in an OFF state and the second switch is in an ON state, and in the unpowered condition, the first switch is in the ON state and the second switch is in the OFF state.

4. The electronic circuit of claim 3, wherein in the powered condition of the electronic circuit, the first switch receives a first supply voltage, and the second switch receives a second supply voltage different from the first supply voltage, and wherein in the unpowered condition of the electronic circuit, the first and the second switches receive zero bias voltages.

5. The electronic circuit of claim 2, wherein the first switch comprises one or more native NMOS transistors and the second switch comprises one or more regular NMOS transistors.

6. The electronic circuit of claim 4, wherein, in the powered condition of the electronic circuit, the first supply voltage is negative, and the second supply voltage is positive.

7. The electronic circuit of claim 6, wherein the first switch comprises a stack of two or more serially connected transistors.

8. The electronic circuit of claim 7, wherein the second switch comprises a stack of two more serially connected transistors.

9. The electronic circuit of claim 6, wherein the second circuit comprises a plurality of single-pole single-throw (SPST) switches.

10. The electronic circuit of claim 9, wherein each SPST switch of the plurality of SPST switches comprises a through switch and a shunt switch.

11. The electronic circuit of claim 10, wherein the though switch comprises a through switch stack comprising a plurality of native NMOS serially connected transistors.

12. The electronic circuit of claim 11, wherein the shunt switch comprises a shunt switch stack comprising a plurality of native NMOS serially connected transistors.

13. The electronic circuit of claim 10, wherein the through switch comprises a series connection of a first and a second through switch, both connected to a shunt switch.

14. The electronic circuit of claim 13, wherein each of the first and the second through switch and the shunt switch comprises a plurality of native NMOS serially connected transistors.

15. A method of terminating an antenna to a termination impedance, the method comprising: providing a switching circuit including a plurality of switching transistors; coupling the antenna to the termination impedance through a first switch, the first switch having a first threshold voltage; coupling the antenna to the switching circuit through a second switch, the second switch having a second threshold voltage being greater than the first threshold voltage; in a powered condition, turning the first switch to an OFF state, and the second switch to an ON state, and in an unpowered condition, turning the first switch to an ON state, and the second switch to an OFF state.

16. The method of claim 15, further comprising: in the powered condition, applying a first bias voltage to the first switch, and a second bias voltage to the second switch, the first bias voltage being less than the second bias voltage, and in the unpowered condition, applying zeros bias voltages to the first and the second switch.

17. The method of claim 16, wherein the first switch comprises a native NMOS transistor and the second switch comprises a regular NMOS transistor.

Description

DESCRIPTION OF THE DRAWINGS

[0013] FIG. 1A shows a prior art electronic circuit.

[0014] FIG. 1B-1B′ show prior art implementations of an SPST.

[0015] FIG. 2 shows an exemplary electronic circuit in accordance with an embodiment of the present disclosure.

[0016] FIG. 3 shows an exemplary electronic circuit in accordance with another embodiment of the present disclosure.

DETAILED DESCRIPTION

[0017] FIG. 2 shows an electronic circuit (200) including termination circuit (110) and switching circuit (120) according to an embodiment of the present disclosure. The termination circuit (110) is connectable to antenna (ANT), and comprises switch (S1) controlled by a first supply voltage (Vss), and a termination impedance (Z), serially connected to one another. The switching circuit (120) comprises a plurality of single-pole single-throw (SPST) switches (SPST1, . . . , SPSTn) connecting antenna (ANT) to outputs (OUT.sub.1, . . . , OUTn) through respective inputs (IN1, . . . , INn). Each SPST switch (SPSTi), i=1, . . . , n, is controlled by a through control (THi) and a shunt control (SHi). The electronic circuit (200) further comprises a switch (S2) controlled by a second supply voltage (Vdd). In accordance with further embodiments of the present disclosure, supply voltage (Vdd) may provide a positive voltage and the switch (S2) may have a threshold voltage different from those of the switch (S1) and/or the constituent switches of the switching circuit (120). By way of example, and not of limitation, switch (S1) and constituent switches of the switching circuit (120) may be made using native NMOS transistors (i.e. with threshold voltages less than zero volts) and the switch (S2) may be made using regular NMOS transistors (i.e. with a threshold voltage greater than zero volts). In what follows, the functionality of the electronic circuit (200) will be described in more details.

[0018] With further reference to FIG. 2, in the powered mode, supply voltage (Vdd) is such that (e.g. positive voltage) the switch (S2) is closed, thereby coupling the antenna and termination circuit (110) to the switching circuit (120). As such, the overall functionality of the electronic circuit (200) in the powered mode is similar to what was described with regards to the electronic circuit (100) of FIG. 1A. Additionally, as switch (S2) is closed, the impact of switch (S2) on such overall functionality is minimal. As an example, the insertion loss of the switch (S2) when closed may typically be just a few hundredths of a dB.

[0019] With continued reference to FIG. 2, in the unpowered mode, all the applied bias voltages, including the THi controls, the SHi controls, Vdd, and Vss, are at zero volts. According to an embodiment of the present disclosure, switch (S2) may be implemented using regular NMOS devices. In other words, at zero bias voltage, switch (S2) is open, disconnecting and isolating the switching circuit (120) from the termination circuit (110) and antenna. This means that, as opposed to what was described previously with regards to the electronic circuit (100) of FIG. 1A, in this case, and regardless of the states of constituent switches of the switching circuit (120), the switching circuit (120) will not impact the impedance seen from the antenna as an additional and unwanted load. In accordance with embodiments of the present disclosure, in the unpowered mode, switch (S1) may be implemented using native NMOS devices. This means, switch (S1) will be at least partially closed or not fully open (with zero bias voltage applied) and as a result, the antenna will be terminated by the impedance (Z) which can be implemented based on the design requirements. In view of what was described, the person skilled in the art will appreciate that the disclosed solution addresses the issue of antenna termination in the unpowered mode with almost no impact on the normal functionality of the electronic circuit while in the powered mode.

[0020] FIG. 3 shows an electronic circuit (300) which is an exemplary implementation of the electronic circuit (200) of FIG. 2. Switch (330) comprises transistor (T2) and resistor (R) and represents an implementation of switch (S2) of FIG. 2. Similarly, switching circuit (320) represents an implementation of switching circuit (120) of FIG. 2. For example, a combination of the blocks (321a, 321b) is an implementation of SPST1 of FIG. 2. Continuing with the same example, block (321a) is essentially a switch stack of 6 serially connected transistors representing an implementation of the through switch (Sa) of FIG. 1B. Similarly, block (321b) comprises a switch stack implementing the shunt switch (Sb) of FIG. 1B. With further reference to FIG. 3, the termination circuit (310) is an exemplary implementation of the termination circuit (210) of FIG. 2, wherein block (311) comprising a switch stack of three serially connected transistors represents an implementation of switch (S1) of FIG. 2.

[0021] With further reference to FIG. 3, the functionality of the electronic circuit (300) and the interactions of various elements therein are similar to what was described with regards to electronic circuit (200) of FIG. 2. According to an embodiment of the present disclosure, all the transistors within the switching circuit (320) and the termination circuit (310) are native NMOS devices and transistor (T2) is a regular NMOS device. In the powered condition, Vdd and Vss are positive and negative voltages respectively. As a result, switch (330) is closed and switch (311) is open and the signal received by antenna (ANT) will be routed to one of the outputs (OUT1, . . . , OUT7) depending on the states of blocks (321a, 321b, . . . , 327a, 327b). On the other hand, in the unpowered condition, voltages (Vdd, Vss) are both at zero volts. As a result, switch (330) is open isolating switch circuit (320) from the termination circuit (310). Moreover, switch (311) is closed, terminating the antenna (ANT) by a desired impedance (Z). According to an embodiment of the present disclosure, impedance (Z) may be implemented and/or selected according to the requirements (e.g. 50 ohm, open, short, etc.)

[0022] A number of embodiments of the invention have been described. It is to be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, some of the steps described above may be order independent, and thus can be performed in an order different from that described. Further, some of the steps described above may be optional. Various activities described with respect to the methods identified above can be executed in repetitive, serial, or parallel fashion.

[0023] It is to be understood that the foregoing description is intended to illustrate and not to limit the scope of the invention, which is defined by the scope of the following claims, and that other embodiments are within the scope of the claims. (Note that the parenthetical labels for claim elements are for ease of referring to such elements, and do not in themselves indicate a particular required ordering or enumeration of elements; further, such labels may be reused in dependent claims as references to additional elements without being regarded as starting a conflicting labeling sequence).