MULTIMODE WAVEGUIDE WITH ADIABATIC TE0 MODE ADD/DROP FILTER
20240241315 ยท 2024-07-18
Inventors
Cpc classification
G02B6/1228
PHYSICS
International classification
Abstract
A device and method are provided. The device includes a bus waveguide having a longitudinal axis, a lower waveguide disposed on a first side of the bus waveguide, and an upper waveguide disposed on a second side of the bus waveguide opposite to the first side of the bus waveguide, wherein the upper waveguide substantially matches a path of the lower waveguide. The method includes receiving a TE.sub.1 mode optical signal on a bus waveguide, receiving a TE.sub.0 mode optical signal on a lower waveguide disposed below the bus waveguide, mode multiplexing the TE.sub.1 mode optical signal and the TE.sub.0 mode optical signal without converting the TE.sub.0 mode optical signal or the TE.sub.1 mode optical signal to another mode, and outputting the TE.sub.0 mode optical signal and the TE.sub.1 mode optical signal on the bus waveguide.
Claims
1. A device comprising: a bus waveguide having a longitudinal axis; a lower waveguide disposed on a first side of the bus waveguide; and an upper waveguide disposed on a second side of the bus waveguide opposite to the first side of the bus waveguide, wherein the upper waveguide substantially matches a path of the lower waveguide.
2. The device of claim 1, wherein the bus waveguide is arranged linearly from a first end of the device to a second end of the device.
3. The device of claim 2, wherein the device includes a bend-in region and a taper region, the lower waveguide translates towards the longitudinal axis and over a first portion of the bus waveguide in the bend-in region, and the lower waveguide overlaps with a second portion of the bus waveguide in the taper region.
4. The device of claim 3, wherein the lower waveguide narrows at the second end of the device in the taper region.
5. The device of claim 3, wherein the upper waveguide translates towards the longitudinal axis and over the first portion of the bus waveguide in the bend-in region.
6. The device of claim 5, wherein the lower waveguide and the upper waveguide do not overlap with the first portion of the bus waveguide at the first end of the device in the bend-in region.
7. The device of claim 6, wherein the upper waveguide substantially matches a path of the lower waveguide in the bend-in region, creating a pseudo-symmetry about the longitudinal axis of the bus waveguide to avoid TE.sub.1-TM.sub.0 mode hybridization of an optical signal that traverses the bus waveguide.
8. The device of claim 1, wherein the bus waveguide is comprised of silicon nitride, the lower waveguide is comprised of silicon, and the upper waveguide is comprised of silicon nitride.
9. The device of claim 1, wherein the lower waveguide and the upper waveguide are asymmetrically distanced from the bus waveguide.
10. The device of claim 1, wherein the bus waveguide, the lower waveguide, and the upper waveguide are configured to mode multiplex a first TE.sub.0 mode optical signal with a first TE.sub.1 mode optical signal, without converting the first TE.sub.0 mode optical signal into a second TE.sub.1 mode optical signal, and without converting the first TE.sub.1 mode optical signal into a second TE.sub.0 mode optical signal.
11. A device comprising: a bus waveguide having a longitudinal axis, wherein the bus waveguide is arranged linearly from a first end of the device to a second end of the device; a lower waveguide disposed below the bus waveguide, the lower waveguide translating from a non-overlapping position to an overlapping position as the lower waveguide extends from the first end of the device to the second end of the device, the lower waveguide further tapering in the overlapping position towards the second end of the device; and an upper waveguide disposed above the bus waveguide and that extends along a path that at least partially matches the lower waveguide.
12. The device of claim 11, wherein the lower waveguide does not overlap with a first portion of the bus waveguide at the first end of the device.
13. The device of claim 11, wherein the lower waveguide tapers along a substantially linear portion thereof that extends along the longitudinal axis.
14. The device of claim 11, wherein the bus waveguide is comprised of silicon nitride, the lower waveguide is comprised of silicon, and the upper waveguide is comprised of silicon nitride.
15. The device of claim 11, wherein the bus waveguide, the lower waveguide, and the upper waveguide are configured to mode multiplex a first TE.sub.0 mode optical signal with a first TE.sub.1 mode optical signal, without converting the first TE.sub.0 mode optical signal into a second TE.sub.1 mode optical signal, and without converting the first TE.sub.1 mode optical signal into a second TE.sub.0 mode optical signal.
16. A method comprising: receiving a TE.sub.1 mode optical signal on a bus waveguide; receiving a TE.sub.0 mode optical signal on a lower waveguide disposed below the bus waveguide; mode multiplexing the TE.sub.1 mode optical signal and the TE.sub.0 mode optical signal without converting the TE.sub.0 mode optical signal or the TE.sub.1 mode optical signal to another mode; and outputting the TE.sub.0 mode optical signal and the TE.sub.1 mode optical signal on the bus waveguide.
17. The method of claim 16, wherein the bus waveguide is comprised of silicon nitride, and the lower waveguide is comprised of silicon.
18. The method of claim 17, further comprising creating a pseudo-symmetry about a longitudinal axis of the bus waveguide to prevent TE.sub.1-TM.sub.0 mode hybridization of an optical signal that traverses the bus waveguide.
19. The method of claim 18, wherein the pseudo-symmetry is achieved with the lower waveguide and an upper waveguide disposed above the bus waveguide that at least partially follows a path of the lower waveguide.
20. The method of claim 19, wherein the upper waveguide is comprised of silicon nitride.
Description
BRIEF DESCRIPTION OF THE DRAWINGS
[0007]
[0008]
[0009]
[0010]
[0011]
[0012]
[0013]
[0014]
[0015]
[0016]
[0017]
DETAILED DESCRIPTION
Overview
[0018] Presented herein is a device that includes a bus waveguide having a longitudinal axis, a lower waveguide disposed on a first side of the bus waveguide, and an upper waveguide disposed on a second side of the bus waveguide opposite to the first side of the bus waveguide, wherein the upper waveguide substantially matches a path of the lower waveguide.
[0019] In another embodiment, a device is provided that includes a bus waveguide having a longitudinal axis, a lower waveguide disposed below the bus waveguide, and an upper waveguide disposed above the bus waveguide. The bus waveguide is arranged linearly from a first end of the device to a second end of the device. The lower waveguide translates from a non-overlapping position to an overlapping position as the lower waveguide extends from the first end of the device to the second end of the device. The lower waveguide further tapers in the overlapping position towards the second end of the device. The upper waveguide extends along a path that at least partially matches the lower waveguide.
[0020] In yet another embodiment, a method is provided. The method includes receiving a TE.sub.1 mode optical signal on a bus waveguide, receiving a TE.sub.0 mode optical signal on a lower waveguide disposed below the bus waveguide; mode multiplexing the TE.sub.1 mode optical signal and the TE.sub.0 mode optical signal without converting the TE.sub.0 mode optical signal or the TE.sub.1 mode optical signal to another mode, and outputting the TE.sub.0 mode optical signal and the TE.sub.1 mode optical signal on the bus waveguide.
Example Embodiments
[0021] Described below is a photonic component or device that operates to strip out or filter TE0 mode light from a multimode waveguide. In one embodiment, a bus waveguide comprised of silicon nitride is disposed on a layer of a substrate and remains substantially unchanged along the length of the device. The bus waveguide has a substantially rectangular shape that does not translate (i.e., bend, shift or angle toward or away from a longitudinal axis). The bus waveguide may support at least TE.sub.0, TE.sub.1, and TM.sub.0 guided modes. In one implementation, a lower waveguide comprised of silicon is disposed on a lower layer of the substrate below the bus waveguide, and an upper waveguide comprised of silicon nitride is disposed on an upper layer of the substrate above the bus waveguide. The lower waveguide and the upper layer, in a bend-in region in a first portion of the device, follow substantially the same paths and are translated from non-overlapping positions to overlapping positions with respect to the bus waveguide. The upper and lower waveguides are provided to create a pseudo-symmetry, which avoids TE.sub.1-TM.sub.0 mode hybridization. The lower waveguide may taper towards one end of the bend-in region and end. A taper region characterizes a second portion of the device in which the upper waveguide extends toward an end of the device and tapers toward that end.
[0022] In a second implementation, the upper waveguide is eliminated and the lower waveguide is disposed further away from the bus waveguide. This increased separation reduces the TM.sub.0 index to avoid mode hybridization.
[0023] Those skilled in the art will appreciate that the terms lower and upper are not meant to suggest strict orientation, and are merely meant to denote a relationship between layers or indicate a relative position, not necessarily that one layer is above or below another layer (e.g., in use, the actual orientation of the device may dictate which layer or waveguide may be referred to as an upper or lower layer or waveguide, such that the described upper layer or waveguide is actually below the lower layer or waveguide).
[0024] More specifically, the present disclosure provides a multimode waveguide with an adiabatic TE0 add/drop filter in the form of a modemux that takes optical power in the TE.sub.0 mode of a high index waveguide, and adiabatically transfers it into the TE.sub.0 mode of a lower index, multimode waveguide. The modemux is designed to have low TE.sub.0-TE.sub.1 cross-talk by ensuring that when the TE.sub.0 multiplexing (muxing) takes place, either: (1) symmetry is used to negate scattering between even and odd modes, or (2) the effective indices of TE.sub.0 (in Si) and TE.sub.1 (in SiN) are substantially different (i.e., result in negligible phase-matching between the two modes).
[0025] The overall length of the disclosed device is relatively short. A traditional SiN modemux may be on the order of 200-400 ?m long, whereas the modemux described herein is either on the order of ?100-120 ?m long (e.g., first example embodiment of
[0026] The adiabatic modemux may be used in a WDM filter architecture in the O-band, or in various other applications relating to polarization rotating, multiplexing, TE.sub.1 generation and component characterization. A significant challenge in obtaining a viable modemux using this scheme is overcoming unwanted TE.sub.1-TM.sub.0 mode hybridization. Notably, this challenge can be overcome using the modemux described herein.
[0027] As those skilled in the art will come to understand, the photonic component of the present disclosure does not work in the conventional sense, in that the multi-layer modemux transmits TE.sub.1 as TE.sub.1 (instead of converting TE.sub.1 to TE.sub.0 like a standard modemux does), and multiplexes TE.sub.0 onto a TE.sub.1-carrying waveguide.
[0028] Reference is now made to the figures, beginning with
[0029] Modemux 100 is fabricated within/on a substrate 110 (e.g., silicon dioxide) that includes a first edge 112 and a second edge 118. As shown in
[0030] As shown in
[0031] The width of the lower waveguide 130 may remain substantially unchanged in (bend in) first region 102, and may gradually narrow or taper in the x-axis direction along the length of (taper) second region 106 (in the z-axis direction, from left to right in
[0032] In (bend in) first region 102, moving from left to right in
[0033] In an example embodiment, the bus waveguide 120, the lower waveguide 130, and the upper waveguide 140 are arranged/patterned/defined on/in a low index (e.g., silicon dioxide) cladding. Also, as shown in
[0034] In this particular implementation, (bend in) first region 102 (between A-A and C-C) may have a length (in the z-axis direction) of about 75 ?m, and (taper) second region 106 (between C-C and D-D) may have a length (in the z-axis direction) of about 25 ?m. However, these regions or sections of modemux 100 may have different lengths according to other implementations (e.g., as described below with reference to
[0035]
[0036]
[0037]
[0038] Ideally, the structure shown in
[0039] In accordance with an embodiment, disposing a nitride component (e.g., upper waveguide 140 (SiN 2)) in the structure shown in
[0040]
[0041]
[0042]
[0043] As can be seen from
[0044]
[0045] The amount or degree of shifting or translation (bend in) may be linear, or some other slowly varying continuous function, or may be adiabatically calculated, for example. In a simulation for (taper) second region 106 of modemux 100, for a device length of about ?25 ?m, there is no cross-talk (theoretically), due to symmetry. The lower waveguide 130 (Si) narrows (tapers), but the bus waveguide 120 (SiN 1) does not narrow or taper. The taper shape for the lower waveguide 130 (Si) in (taper) second region 106 of modemux 100 may also be adiabatically calculated, for example.
[0046]
[0047]
[0048]
[0049] In a wavelength division multiplexing (WDM) filter application, longer wavelength insertion loss is more important than shorter wavelength insertion loss, so this may be tolerable. Otherwise, a length of 180 ?m (instead of 140 ?m) may be useful for (taper) second region 106 according to the second example embodiment to achieve low loss across the whole O-band. It is also noted that the large gap 135 (e.g., threshold distance (D1)) between the silicon layer (e.g., lower waveguide 130 (Si)) and the nitride layer (e.g., bus waveguide 120 (SiN 1)) according to the second example embodiment makes for a long and, therefore, potentially sensitive transition (e.g., with respect to fabrication tolerances).
[0050] In some example embodiments, an adiabatic optimization algorithm can be used to calculate the profile (shape) of the silicon bend in (e.g., the lower waveguide 130 from untapered end 132 at cross-section A-A to 134 at cross-section C-C in
[0051]
[0052] In some example embodiments, the bus waveguide 120 and the upper waveguide 140 may be made of dielectric materials, such as silicon nitride (SiN) or silicon oxynitride (SiON), and the lower waveguide 130 may be made of crystalline materials, such as silicon (Si), LiNb0.sub.3 or InP. Bus waveguide 120, lower waveguide 130 and upper waveguide 140 may have identical or different thicknesses (in the y-axis direction).
[0053] Also, it is noted that modemux 100 can operate in either direction. From left to right in
Example Use Cases
[0054] Three example applications for the design of the modemux 100 of this disclosure, which may be implemented according to either the first example embodiment of
[0055]
[0056]
[0057]
[0058]
[0059] In this example, the bus waveguide (SiN) is arranged linearly from a first end (e.g., input end) to a second end (e.g., output end) of the photonic component (e.g., modemux 100). The second waveguide (Si) is arranged non-linearly from the first end to the second end and includes a bend-in section that translates towards the longitudinal axis and over a first portion of the bus waveguide (SiN), and a tapered section that overlaps with a second portion of the bus waveguide (SiN). The lower waveguide (Si) does not overlap with the first portion of the bus waveguide (SiN) at the first end of the photonic component. The lower waveguide (Si) tapers along a substantially linear portion thereof that extends along the longitudinal axis. The lower waveguide (Si) narrows at the second end of the photonic component.
[0060] In one variation of this example (refer to
[0061] In another variation of this example (refer to
[0062] In an embodiment, the bus waveguide (SiN 1), the lower waveguide (Si) and the upper waveguide (SiN 2) are configured to mode multiplex a first TE.sub.0 mode optical signal with a first TE.sub.1 mode optical signal, without converting the first TE.sub.0 mode optical signal into a second TE.sub.1 mode optical signal. Additionally, or alternatively, the bus waveguide (SiN 1), the lower waveguide (Si) and the upper waveguide (SiN 2) are configured to mode multiplex the first TE.sub.0 mode optical signal with the first TE.sub.1 mode optical signal, without converting the first TE.sub.1 mode optical signal into a second TE.sub.0 mode optical signal.
Variations and Implementations
[0063] Embodiments described herein may include one or more networks, which can represent a series of points and/or network elements of interconnected communication paths for receiving and/or transmitting messages (e.g., packets of information) that propagate through the one or more networks. These network elements offer communicative interfaces that facilitate communications between the network elements. A network can include any number of hardware and/or software elements coupled to (and in communication with) each other through a communication medium. Such networks can include, but are not limited to, any local area network (LAN), virtual LAN (VLAN), wide area network (WAN) (e.g., the Internet), software defined WAN (SD-WAN), wireless local area (WLA) access network, wireless wide area (WWA) access network, metropolitan area network (MAN), Intranet, Extranet, virtual private network (VPN), Low Power Network (LPN), Low Power Wide Area Network (LPWAN), Machine to Machine (M2M) network, Internet of Things (IoT) network, Ethernet network/switching system, any other appropriate architecture and/or system that facilitates communications in a network environment, and/or any suitable combination thereof.
[0064] Networks through which communications propagate can use any suitable technologies for communications including wireless communications (e.g., 4G/5G/nG, IEEE 802.11 (e.g., Wi-Fi?/Wi-Fi6?), IEEE 802.16 (e.g., Worldwide Interoperability for Microwave Access (WiMAX)), Radio-Frequency Identification (RFID), Near Field Communication (NFC), Bluetooth? mm.wave, Ultra-Wideband (UWB), etc.), and/or wired communications (e.g., T1 lines, T3 lines, digital subscriber lines (DSL), Ethernet, Fibre Channel, etc.). Generally, any suitable means of communications may be used such as electric, sound, light, infrared, and/or radio to facilitate communications through one or more networks in accordance with embodiments herein. Communications, interactions, operations, etc. as discussed for various embodiments described herein may be performed among entities that may directly or indirectly connected utilizing any algorithms, communication protocols, interfaces, etc. (proprietary and/or non-proprietary) that allow for the exchange of data and/or information.
[0065] In various example implementations, any entity or apparatus for various embodiments described herein can encompass network elements (which can include virtualized network elements, functions, etc.) such as, for example, network appliances, forwarders, routers, servers, switches, gateways, bridges, loadbalancers, firewalls, processors, modules, radio receivers/transmitters, or any other suitable device, component, element, or object operable to exchange information that facilitates or otherwise helps to facilitate various operations in a network environment as described for various embodiments herein. Note that with the examples provided herein, interaction may be described in terms of one, two, three, or four entities. However, this has been done for purposes of clarity, simplicity and example only. The examples provided should not limit the scope or inhibit the broad teachings of systems, networks, etc. described herein as potentially applied to a myriad of other architectures.
[0066] Communications in a network environment can be referred to herein as messages, messaging, signaling, data, content, objects, requests, queries, responses, replies, etc. which may be inclusive of packets. As referred to herein and in the claims, the term packet may be used in a generic sense to include packets, frames, segments, datagrams, and/or any other generic units that may be used to transmit communications in a network environment. Generally, a packet is a formatted unit of data that can contain control or routing information (e.g., source and destination address, source and destination port, etc.) and data, which is also sometimes referred to as a payload, data payload, and variations thereof. In some embodiments, control or routing information, management information, or the like can be included in packet fields, such as within header(s) and/or trailer(s) of packets. Internet Protocol (IP) addresses discussed herein and in the claims can include any IP version 4 (IPv4) and/or IP version 6 (IPv6) addresses.
[0067] To the extent that embodiments presented herein relate to the storage of data, the embodiments may employ any number of any conventional or other databases, data stores or storage structures (e.g., files, databases, data structures, data or other repositories, etc.) to store information.
[0068] Note that in this Specification, references to various features (e.g., elements, structures, nodes, modules, components, engines, logic, steps, operations, functions, characteristics, etc.) included in one embodiment, example embodiment, an embodiment, another embodiment, certain embodiments, some embodiments, various embodiments, other embodiments, alternative embodiment, and the like are intended to mean that any such features are included in one or more embodiments of the present disclosure, but may or may not necessarily be combined in the same embodiments. Note also that a module, engine, client, controller, function, logic or the like as used herein in this Specification, can be inclusive of an executable file comprising instructions that can be understood and processed on a server, computer, processor, machine, compute node, combinations thereof, or the like and may further include library modules loaded during execution, object files, system files, hardware logic, software logic, or any other executable modules.
[0069] It is also noted that the operations and steps described with reference to the preceding figures illustrate only some of the possible scenarios that may be executed by one or more entities discussed herein. Some of these operations may be deleted or removed where appropriate, or these steps may be modified or changed considerably without departing from the scope of the presented concepts. In addition, the timing and sequence of these operations may be altered considerably and still achieve the results taught in this disclosure. The preceding operational flows have been offered for purposes of example and discussion. Substantial flexibility is provided by the embodiments in that any suitable arrangements, chronologies, configurations, and timing mechanisms may be provided without departing from the teachings of the discussed concepts.
[0070] As used herein, unless expressly stated to the contrary, use of the phrase at least one of, one or more of, and/or, variations thereof, or the like are open-ended expressions that are both conjunctive and disjunctive in operation for any and all possible combination of the associated listed items. For example, each of the expressions at least one of X, Y and Z, at least one of X, Y or Z, one or more of X, Y and Z, one or more of X, Y or Z and X, Y and/or Z can mean any of the following: 1) X, but not Y and not Z; 2) Y, but not X and not Z; 3) Z, but not X and not Y; 4) X and Y, but not Z; 5) X and Z, but not Y; 6) Y and Z, but not X; or 7) X, Y, and Z.
[0071] Each example embodiment disclosed herein has been included to present one or more different features. However, all disclosed example embodiments are designed to work together as part of a single larger system or method. This disclosure explicitly envisions compound embodiments that combine multiple previously-discussed features in different example embodiments into a single system or method.
[0072] Additionally, unless expressly stated to the contrary, the terms first, second, third, etc., are intended to distinguish the particular nouns they modify (e.g., element, condition, node, module, activity, operation, etc.). Unless expressly stated to the contrary, the use of these terms is not intended to indicate any type of order, rank, importance, temporal sequence, or hierarchy of the modified noun. For example, first X and second X are intended to designate two X elements that are not necessarily limited by any order, rank, importance, temporal sequence, or hierarchy of the two elements. Further as referred to herein, at least one of and one or more of can be represented using the (s) nomenclature (e.g., one or more element(s)).
[0073] In some aspects, the techniques described herein relate to a device including: a bus waveguide having a longitudinal axis; a lower waveguide disposed on a first side of the bus waveguide; and an upper waveguide disposed on a second side of the bus waveguide opposite to the first side of the bus waveguide, wherein the upper waveguide substantially matches a path of the lower waveguide.
[0074] In some aspects, the bus waveguide is arranged linearly from a first end of the device to a second end of the device.
[0075] In some aspects, the device includes a bend-in region and a taper region, the lower waveguide translates towards the longitudinal axis and over a first portion of the bus waveguide in the bend-in region, and the lower waveguide overlaps with a second portion of the bus waveguide in the taper region.
[0076] In some aspects, the lower waveguide narrows at the second end of the device in the taper region.
[0077] In some aspects, the upper waveguide translates towards the longitudinal axis and over the first portion of the bus waveguide in the bend-in region.
[0078] In some aspects, the lower waveguide and the upper waveguide do not overlap with the first portion of the bus waveguide at the first end of the device in the bend-in region.
[0079] In some aspects, the upper waveguide substantially matches a path of the lower waveguide in the bend-in region, creating a pseudo-symmetry about the longitudinal axis of the bus waveguide to avoid TE.sub.1-TM.sub.0 mode hybridization of an optical signal that traverses the bus waveguide.
[0080] In some aspects, the bus waveguide is comprised of silicon nitride, the lower waveguide is comprised of silicon, and the upper waveguide is comprised of silicon nitride.
[0081] In some aspects, the lower waveguide and the upper waveguide are asymmetrically distanced from the bus waveguide.
[0082] In some aspects, the bus waveguide, the lower waveguide, and the upper waveguide are configured to mode multiplex a first TE.sub.0 mode optical signal with a first TE.sub.1 mode optical signal, without converting the first TE.sub.0 mode optical signal into a second TE.sub.1 mode optical signal, and without converting the first TE.sub.1 mode optical signal into a second TE.sub.0 mode optical signal.
[0083] In some aspects, the techniques described herein relate to a device including: a bus waveguide having a longitudinal axis, wherein the bus waveguide is arranged linearly from a first end of the device to a second end of the device; a lower waveguide disposed below the bus waveguide, the lower waveguide translating from a non-overlapping position to an overlapping position as the lower waveguide extends from the first end of the device to the second end of the device, the lower waveguide further tapering in the overlapping position towards the second end of the device; and an upper waveguide disposed above the bus waveguide and that extends along a path that at least partially matches the lower waveguide.
[0084] In some aspects, the lower waveguide does not overlap with a first portion of the bus waveguide at the first end of the device.
[0085] In some aspects, the lower waveguide tapers along a substantially linear portion thereof that extends along the longitudinal axis.
[0086] In some aspects, the bus waveguide is comprised of silicon nitride, the lower waveguide is comprised of silicon, and the upper waveguide is comprised of silicon nitride.
[0087] In some aspects, the bus waveguide, the lower waveguide, and the upper waveguide are configured to mode multiplex a first TE.sub.0 mode optical signal with a first TE.sub.1 mode optical signal, without converting the first TE.sub.0 mode optical signal into a second TE.sub.1 mode optical signal, and without converting the first TE.sub.1 mode optical signal into a second TE.sub.0 mode optical signal.
[0088] In some aspects, the techniques described herein relate to a method including: receiving a TE.sub.1 mode optical signal on a bus waveguide; receiving a TE.sub.0 mode optical signal on a lower waveguide disposed below the bus waveguide; mode multiplexing the TE.sub.1 mode optical signal and the TE.sub.0 mode optical signal without converting the TE.sub.0 mode optical signal or the TE.sub.1 mode optical signal to another mode; and outputting the TE.sub.0 mode optical signal and the TE.sub.1 mode optical signal on the bus waveguide.
[0089] In some aspects, the bus waveguide is comprised of silicon nitride, and the lower waveguide is comprised of silicon.
[0090] In some aspects, the method further includes creating a pseudo-symmetry about a longitudinal axis of the bus waveguide to prevent TE.sub.1-TM.sub.0 mode hybridization of an optical signal that traverses the bus waveguide.
[0091] In some aspects, the pseudo-symmetry is achieved with the lower waveguide and an upper waveguide disposed above the bus waveguide that at least partially follows a path of the lower waveguide.
[0092] In some aspects, the upper waveguide is comprised of silicon nitride.
[0093] One or more advantages described herein are not meant to suggest that any one of the embodiments described herein necessarily provides all of the described advantages or that all the embodiments of the present disclosure necessarily provide any one of the described advantages. Numerous other changes, substitutions, variations, alterations, and/or modifications may be ascertained to one skilled in the art and it is intended that the present disclosure encompass all such changes, substitutions, variations, alterations, and/or modifications as falling within the scope of the appended claims.