SIGNAL PROCESSING CIRCUIT

Abstract

A signal processing circuit configured with a superconducting digital logic circuit and used for processing detection signals output from superconducting single photon detectors (SSPDs) includes transmission paths connected to the SSPDs on a one-to-one basis, a branching unit causing each of the transmission paths to branch into a first transmission path and a second transmission path, a time information generation circuit connected to the first transmission paths, and an address information generation circuit connected to the second transmission paths. The time information generation circuit outputs, based on the detection signals output from the SSPDs, a time information signal for identifying a time at which a photon is incident on the SSPDs, and the address information generation circuit outputs, based on the detection signals output from the SSPDs, an address information signal for identifying an SSPD on which a photon is incident from among the SSPDs.

Claims

1. A signal processing circuit configured with a superconducting digital logic circuit and used for processing detection signals output from a plurality of superconducting single photon detectors (SSPDs), the signal processing circuit comprising: a plurality of transmission paths connected to the plurality of SSPDs on a one-to-one basis; a branching unit that causes each of the transmission paths to branch into a first transmission path and a second transmission path; a time information generation circuit connected to the first transmission paths; and an address information generation circuit connected to the second transmission paths, wherein the time information generation circuit outputs, based on the detection signals output from the plurality of SSPDs, a time (timing) information signal for identifying a time at which a photon is incident on the plurality of SSPDs, and the address information generation circuit outputs, based on the detection signals output from the plurality of SSPDs, an address information signal for identifying an SSPD on which a photon is incident from among the plurality of SSPDs.

2. The signal processing circuit according to claim 1, wherein the time information generation circuit is configured to output the time information signal resulting from taking a logical sum of the detection signals output from the plurality of SSPDs.

3. The signal processing circuit according to claim 1, comprising an encoder circuit serving as the address information generation circuit, the encoder circuit being configured to convert the detection signals output from the plurality of SSPDs into a binary code of a predetermined number of bits to generate a pulse train corresponding to the binary code.

4. The signal processing circuit according to claim 1, comprising a pulse position modulation circuit serving as the address information generation circuit, the pulse position modulation circuit being configured to make delay times of detection signals transmitted through the second transmission paths different from each other.

5. The signal processing circuit according to claim 2, comprising an encoder circuit serving as the address information generation circuit, the encoder circuit being configured to convert the detection signals output from the plurality of SSPDs into a binary code of a predetermined number of bits to generate a pulse train corresponding to the binary code.

6. The signal processing circuit according to claim 2, comprising a pulse position modulation circuit serving as the address information generation circuit, the pulse position modulation circuit being configured to make delay times of detection signals transmitted through the second transmission paths different from each other.

Description

BRIEF DESCRIPTION OF DRAWINGS

[0011] FIG. 1 is a diagram showing an example of a signal processing circuit for a multi-pixel SSPD according to an embodiment.

[0012] FIG. 2 is a diagram showing an example of a signal processing circuit according to a first example of the embodiment.

[0013] FIG. 3 is a diagram used for explaining an operation of the signal processing circuit according to the first example of the embodiment.

[0014] FIG. 4 is a diagram showing an example of an output of the signal processing circuit according to the first example of the embodiment.

[0015] FIG. 5 is a diagram showing an example of a signal processing circuit according to a second example of the embodiment.

[0016] FIG. 6 is a diagram showing an example of an output of the signal processing circuit according to the second example of the embodiment.

[0017] FIG. 7 is a diagram showing an example of a superconducting single photon detection system including a signal processing circuit according to a modification of the embodiment.

[0018] FIG. 8 is a diagram showing an example of a conventional signal processing circuit for a multi-pixel SSPD.

DESCRIPTION OF EMBODIMENTS

[0019] A relationship between a number of pixels of a multi-pixel SSPD and timing jitter of a superconducting single photon detection system has been studied intensively, and the following findings have been obtained.

[0020] FIG. 8 is a diagram showing an example of a conventional signal processing circuit for a multi-pixel SSPD. A signal processing circuit 1 shown in FIG. 8 is a processing circuit for a multi-pixel SSPD capable of identifying a pixel where a photon is detected. FIG. 8 shows a block diagram and an operation sequence of the signal processing circuit 1 in a case where a multi-pixel SSPD whose pixel number is 64 is used.

[0021] As shown in FIG. 8, the signal processing circuit 1 includes a counter circuit comprised of 64 T-type flip-flops T1 (hereinafter, referred to as T1 cells) and a shift register circuit comprised of 64 D-type flip-flops DFF (hereinafter, referred to as DFF cells). Note that the T1 cells and the DFF cells are each configured with, for example, a single flux element (hereinafter, referred to as an SFQ) or the like.

[0022] In the counter circuit shown in FIG. 8, detection signals output from 64 SSPDs (not shown) are held in respective T1 cells. Then, pieces of information in the T1 cells are transferred to respective DFF cells in response to a reset signal from the outside. Next, pieces of information in the DFF cells are serially read out as an out signal from the shift register circuit in response to a clock signal from the outside, which allows a pixel where a photon is detected to be identified.

[0023] This configuration in which position information on the multi-pixel SSPD where the photon is detected is obtained allows the superconducting single photon detection system to be applied to, for example, high-sensitivity imaging.

[0024] Further, since the single flux element is used as an information carrier in the signal processing circuit 1, the signal processing circuit 1 can operate at a high speed with a minute signal, and power consumption of the signal processing circuit 1 can be reduced.

[0025] Furthermore, since originally required 64 output signal cables can be reduced to three output cables, that is, reset, clock, and out, an increase in thermal load during signal processing on the multi-pixel SSPD can be suppressed.

[0026] However, the inventors have found a problem that the increase in the number of pixels of the multi-pixel SSPD leads to deterioration of the timing jitter (temporal resolution) of the superconducting single photon detection system when the signal processing circuit 1 is used. Specifically, as shown in FIG. 8, a minimum unit of the timing jitter of the conventional superconducting single photon detection system is limited to a time interval T calculated by the number of pixels (bits)/a clock frequency. For example, when the clock frequency is 1 GHz and the number of pixels of the multi-pixel SSPD is 64 (64 bits), this time interval T is about 64 nanoseconds. In this case, even if a plurality of photons are incident on the multi-pixel SSPD within a time of about 64 nanoseconds, time information on these photons cannot be separately acquired.

[0027] Then, taking into consideration that the timing jitter of the SSPD is 100 picoseconds or less and the timing jitter of the SFQ circuit is several picoseconds, the above-described fact shows that the conventional superconducting single photon detection system is unable to fully exert the performance of these elements.

[0028] Therefore, the inventors have come up with an idea of separately generating the address information and the time information on the multi-pixel SSPD in order to suppress deterioration of the timing jitter in the superconducting single photon detection system even when the number of pixels of the multi-pixel SSPD increases.

[0029] That is, provided according to a first aspect of the present disclosure is a signal processing circuit configured with a superconducting digital logic circuit and used for processing detection signals output from a plurality of superconducting single photon detectors (hereinafter, referred to as SSPDs). The signal processing circuit includes a plurality of transmission paths connected to the plurality of SSPDs on a one-to-one basis, a branching unit causing each of the transmission paths to branch into a first transmission path and a second transmission path, a time information generation circuit connected to the first transmission paths, and an address information generation circuit connected to the second transmission paths. The time information generation circuit outputs, based on the detection signals output from the plurality of SSPDs, a time information signal for identifying a time at which a photon is incident on the plurality of SSPDs, and the address information generation circuit outputs, based on the detection signals output from the plurality of SSPDs, an address information signal for identifying an SSPD on which a photon is incident from among the plurality of SSPDs.

[0030] Such a configuration makes it possible to suppress deterioration of timing jitter of the superconducting single photon detection system as compared with the conventional art even when the number of pixels of the multi-pixel SSPD increases. Specifically, in the signal processing circuit according to the present aspect, address information and time information are separately generated. Therefore, optimizing the address information generation circuit in accordance with the number of pixels (scale) of the multi-pixel SSPD makes it possible to improve the timing jitter of the superconducting single photon detection system as compared with the conventional art.

[0031] In particular, taking into consideration that the timing jitter of the SSPD is 100 picoseconds or less and the timing jitter of the SFQ circuit is several picoseconds, the signal processing circuit according to the present aspect can contribute to attainment of timing jitter of 100 picoseconds or less in the superconducting single photon detection system.

[0032] Further, in a signal processing circuit according to a second aspect of the present disclosure, the time information generation circuit of the signal processing circuit according to the first aspect outputs a time information signal resulting from taking a logical sum of the detection signals output from the plurality of SSPDs.

[0033] Such a configuration allows a time at which a photon is incident on the multi-pixel SSPD to be appropriately acquired as a time information signal from the time information generation circuit.

[0034] Hereinafter, an embodiment of the present disclosure will be described in detail with reference to the drawings.

[0035] Note that the embodiment to be described below represents comprehensive or concrete examples. Numerical values, shapes, constituent elements, an arrangement and a topology of the constituent elements, and the like shown in the following embodiment are merely examples and are not intended to limit the present disclosure. Further, among the constituent elements in the following embodiment, a constituent element not described in the independent claim representing the top level concept is described as an optional constituent element.

Embodiment

[0036] FIG. 1 is a diagram showing an example of a signal processing circuit for a multi-pixel SSPD according to an embodiment. Although a number and an arrangement of pixels of a multi-pixel SSPD 11 are freely set, FIG. 1 shows an example where 64 SSPDs (S.sub.NM where N is in a range of 1 to 8, and M is in a range of 1 to 8) in the multi-pixel SSPD 11 are arranged in a matrix. Note that, for the purpose of making a configuration of a signal processing circuit 10 simple, FIG. 1 shows only eight transmission paths 25 respectively corresponding to eight SSPDs (S.sub.11 to S.sub.18) in a first row of the multi-pixel SSPD 11, and a description will be given below of signal processing on the SSPDs. Note that the same applies to signal processing on SSPDs in the second and subsequent rows.

[0037] As shown in FIG. 1, the signal processing circuit 10 includes transmission paths 25, a branching unit 26, a time information generation circuit 20, and an address information generation circuit 21.

[0038] The signal processing circuit 10 is configured with a superconducting digital logic circuit and is used for processing detection signals output from the eight SSPDs (S.sub.11 to S.sub.18).

[0039] Since an internal configuration and an operation of the SSPD are well known, the descriptions of the internal configuration and the operation will be omitted. In addition, the superconducting digital logic circuit may have any configuration as long as the superconducting digital logic circuit is capable of operating in a superconducting state. Examples of the superconducting digital logic circuit include an SFQ circuit, an adiabatic quantum flux parametron (QFP) circuit, a superconducting nanowire cryotron circuit, and a reciprocal quantum logic (RQL) circuit.

[0040] The transmission paths 25 are connected to the eight SSPDs (S.sub.11 to S.sub.18) on a one-to-one basis. The transmission paths 25 may have any configuration as long as the transmission paths 25 are capable of carrying detection signals (pulses) output from the SSPDs (S.sub.11 to S.sub.18). Examples of the transmission paths 25 include a coaxial cable.

[0041] The branching unit 26 causes each of the eight transmission paths 25 to branch into a first transmission path 25A and a second transmission path 25B.

[0042] The time information generation circuit 20 is connected to the first transmission paths 25A. Then, the time information generation circuit 20 outputs, based on the detection signals output from the multi-pixel SSPD 11, a time (timing) information signal for identifying a time at which a photon is incident on the multi-pixel SSPD 11. The time information generation circuit 20 may have any configuration as long as the time information generation circuit 20 is capable of outputting such a time information signal.

[0043] For example, the time information generation circuit 20 may be a circuit configured to output the time information signal resulting from taking a logical sum of detection signals output from the multi-pixel SSPD 11. Accordingly, whenever a photon is incident on any one of the SSPDs (S.sub.11 to S.sub.18) in the multi-pixel SSPD 11, a pulse signal is output from the time information generation circuit 20. Therefore, this pulse signal allows the time at which the photon is incident on the multi-pixel SSPD 11 to be identified and appropriately acquired as the time information signal from the time information generation circuit 20.

[0044] The address information generation circuit 21 is connected to the second transmission paths 25B. Then, the address information generation circuit 21 outputs, based on the detection signals output from the SSPDs (S.sub.11 to S.sub.18), an address information signal for identifying an SSPD on which a photon is incident from among the SSPDs (S.sub.11 to S.sub.18). The address information generation circuit 21 may have any configuration as long as the address information generation circuit 21 is capable of outputting such an address information signal. A specific example of the address information generation circuit 21 will be described in a first example and a second example.

[0045] Note that, herein, the time information generation circuit 20 and the address information generation circuit 21 use, for example, an SFQ as an information carrier in place of a conventional semiconductor element (for example, a complementary metal oxide semiconductor (CMOS) transistor). Since the principle of operation of the SFQ circuit is well known, the description of the principle of operation will be omitted. Accordingly, the signal processing circuit 10 has advantageous features in that the signal processing circuit 10 is capable of operating at a high speed and has low power consumption as compared with a conventional signal processing circuit comprised of semiconductor elements.

[0046] Accordingly, the signal processing circuit 10 can suppress deterioration of timing jitter of a superconducting single photon detection system as compared with the conventional art even when the number of pixels of the multi-pixel SSPD 11 increases. Specifically, in the signal processing circuit 10, address information and time information are separately generated. Therefore, optimizing the address information generation circuit 21 in accordance with the number of pixels (scale) of the multi-pixel SSPD 11 makes it possible to improve the timing jitter of the superconducting single photon detection system as compared with the conventional art.

[0047] In particular, taking into consideration that the timing jitter of the SSPD is 100 picoseconds or less and the timing jitter of the SFQ circuit is several picoseconds, the signal processing circuit 10 can contribute to attainment of the timing jitter of 100 picoseconds or less in the superconducting single photon detection system.

First Example

[0048] FIG. 2 is a diagram showing an example of a signal processing circuit according to the first example of the embodiment.

[0049] As shown in FIG. 2, a signal processing circuit 10A includes transmission paths 25, a branching unit 26, a time information generation circuit 20, an encoder circuit 21A, and a delay circuit 22A. The transmission paths 25, the branching unit 26, and the time information generation circuit 20 are the same as those in the embodiment; thus, the descriptions of the transmission paths 25, the branching unit 26, and the time information generation circuit 20 will be omitted.

[0050] The signal processing circuit 10A includes the encoder circuit 21A serving as the address information generation circuit 21. That is, the encoder circuit 21A is connected to the second transmission paths 25B. The encoder circuit 21A is configured to convert data corresponding to the detection signals output from the multi-pixel SSPD 11 into a binary code of a predetermined number of bits to generate a pulse train corresponding to this binary code.

[0051] The encoder circuit 21A may have any configuration as long as the encoder circuit 21A is capable of generating such a pulse train. For example, in this example, as shown in a truth table of FIG. 3, on the assumption that a value input into the encoder circuit 21A when a photon is incident on any one of the eight SSPDs (S.sub.11 to S.sub.18) is 1, the encoder circuit 21A generates 3-bit output pulses (A2, A1, A0) corresponding to the binary digits.

[0052] The delay circuit 22A is a circuit for delaying an output timing of the pulse train from the encoder circuit 21A relative to a pulse of the time information signal. That is, the output of the encoder circuit 21A is transmitted to an output part of the time information generation circuit 20 via the delay circuit 22A. Specifically, the delay circuit 22A delays the output timing of the pulse train by a time interval (x) relative to the pulse of the time information signal.

[0053] FIG. 4 is a diagram showing an example of an output of the signal processing circuit according to the first example of the embodiment. Note that FIG. 4 shows a pulse train of a binary code generated when a photon is incident on an SSPD (S.sub.16) among the eight SSPDs (S.sub.11 to S.sub.18).

[0054] As shown in FIG. 4, using the encoder circuit 21A serving as the address information generation circuit 21 allows the address information signal for identifying an SSPD on which a photon is incident from among the eight SSPDs (S.sub.11 to S.sub.18) to be represented by 3-bit output pulses (A2, A1, A0) generated by the encoder circuit 21A. That is, this configuration allows the address information signal to be identified by information that is smaller in size by 5 bits than the information used in the configuration where the encoder circuit 21A is not used.

[0055] Accordingly, the signal processing circuit 10A according to the present example can obtain the address information signal without serially reading out pulses whose number is equal to the number of pixels of the multi-pixel SSPD, which makes it possible to improve the timing jitter of the superconducting single photon detection system.

[0056] Further, using the delay circuit 22A allows the output (time information signal) of the time information generation circuit 20 and the output (address information signal) of the encoder circuit 21A to be clearly distinguished from each other.

[0057] The signal processing circuit 10C according to the present example may be identical in configuration to the signal processing circuit 10 according to the embodiment, except for the above-described features.

Second Example

[0058] FIG. 5 is a diagram showing an example of a signal processing circuit according to the second example of the embodiment.

[0059] As shown in FIG. 5, a signal processing circuit 10B includes transmission paths 25, a branching unit 26, a time information generation circuit 20, a pulse position modulation circuit 21B, and a delay circuit 22B. The transmission paths 25, the branching unit 26, and the time information generation circuit 20 are the same as those in the embodiment; thus, the descriptions of the transmission paths 25, the branching unit 26, and the time information generation circuit 20 will be omitted.

[0060] The signal processing circuit 10B includes the pulse position modulation circuit 21B serving as the address information generation circuit 21. That is, the pulse position modulation circuit 21B is connected to the second transmission paths 25B. The pulse position modulation circuit 21B is configured to make delay times of detection signals transmitted through the second transmission paths 25B different from each other.

[0061] The pulse position modulation circuit 21B may have any configuration as long as the pulse position modulation circuit 21B is capable of making the delay times of the detection signals transmitted through the second transmission paths 25B different from each other. For example, as shown in FIG. 5, the pulse position modulation circuit 21B may be configured with seven delay circuits (t delay) and seven logical sum circuits (OR).

[0062] The delay circuit 22B is a circuit for delaying an output timing of a pulse from the pulse position modulation circuit 21B relative to a pulse of the time information signal. For example, when a photon is incident on an SSPD (S.sub.18), the delay circuit 22B delays the output timing of the pulse from the pulse position modulation circuit 21B by the time interval (x) relative to the pulse of the time information signal.

[0063] FIG. 6 is a diagram showing an example of an output of the signal processing circuit according to the second example of the embodiment.

[0064] As shown in FIG. 6, using the pulse position modulation circuit 21B serving as the address information generation circuit 21 allows the address information signal for identifying an SSPD on which a photon is incident from among the eight SSPDs (S.sub.11 to S.sub.18) to be represented in accordance with the output timing of the pulse from the pulse position modulation circuit 21B.

[0065] FIG. 6 shows pulses output from the pulse position modulation circuit 21B when a photon is incident on an SSPD (S.sub.17) among the eight SSPDs (S.sub.11 to S.sub.18) in the first row. When a photon is incident on the SSPD (S.sub.17) in the first row, a corresponding pulse output from the pulse position modulation circuit 21B is output via the delay circuit 22B and one of the delay circuits (t delay). Therefore, the output timing of this pulse is delayed by a time interval (x+t) relative to the output timing of the pulse of the time information signal. That is, detecting the output timing of the pulse from the pulse position modulation circuit 21B allows an SSPD on which a photon is incident to be identified from among the eight SSPDs (S.sub.11 to S.sub.18) in the first row.

[0066] Accordingly, the signal processing circuit 10B according to the present example can obtain the address information signal without serially reading out pulses whose number is equal to the number of pixels of the multi-pixel SSPD, which makes it possible to improve the timing jitter of the superconducting single photon detection system.

[0067] Further, using the delay circuit 22B allows the output (time information signal) of the time information generation circuit 20 and the output (address information signal) of the pulse position modulation circuit 21B to be clearly distinguished from each other.

[0068] The signal processing circuit 10B according to the present example may be identical in configuration to the signal processing circuit 10 according to the embodiment, except for the above-described features.

[0069] Modification

[0070] FIG. 7 is a diagram showing an example of a superconducting single photon detection system including a signal processing circuit according to a modification of the embodiment.

[0071] As shown in FIG. 7, a signal processing circuit 10C of a superconducting single photon detection system 100 includes transmission paths 25, a branching unit 26, a time information generation circuit 20, an address information generation circuit 21, a bit string merging circuit 27. The transmission paths 25, the branching unit 26, the time information generation circuit 20, and the address information generation circuit 21 are the same as those in the embodiment; thus, the descriptions of the transmission paths 25, the branching unit 26, the time information generation circuit 20, and the address information generation circuit 21 will be omitted.

[0072] The bit string merging circuit 27 outputs, through a single transmission path, a time information signal transmitted through a transmission path and a plurality of address information signals transmitted through transmission paths (eight transmission paths in this example).

[0073] The signal processing circuit 10C operates in the superconducting state; thus, the signal processing circuit 10C is cooled to a cryogenic temperature by a cooler 28 (for example, a Gifford-McMahon (GM) cooler) together with the multi-pixel SSPD 11. Therefore, a configuration where the bit string merging circuit 27 is not used causes the number of coaxial cables constituting the transmission paths to increase due to an increase in the number of pixels of the multi-pixel SSPD 11, which in turn causes thermal load on (an amount of heat intrusion to) the cooler 28 to become large. In this case, there is a possibility of making installation of the signal processing circuit in the cooler 28 difficult; however, such a possibility can be reduced because the signal processing circuit 10C according to the present modification is configured as described above such that only a single coaxial cable extends toward an external room temperature region.

[0074] The signal processing circuit 10C according to the present modification may be identical in configuration to the signal processing circuit 10 according to the embodiment, except for the above-described features.

[0075] Note that the embodiment, the first example, the second example, and the modification may be combined with each other unless the embodiment, the first example, the second example, and the modification are mutually exclusive. Further, from the above description, it will be apparent to those skilled in the art that many modifications and other embodiments of the present disclosure may be made. Accordingly, the above description should be construed as illustrative only, and is provided for the purpose of teaching those skilled in the art the best mode of carrying out the present disclosure. It is possible to substantially change the details of the structure and/or function of the present disclosure without departing from the spirit of the present disclosure.

INDUSTRIAL APPLICABILITY

[0076] One aspect of the present disclosure can be used, for example, as a signal processing circuit for a multi-pixel SSPD.

LIST OF REFERENCE CHARACTERS

[0077] 10 signal processing circuit [0078] 10A signal processing circuit [0079] 10B signal processing circuit [0080] 10C signal processing circuit [0081] 20 time information generation circuit [0082] 21 address information generation circuit [0083] 21A encoder circuit [0084] 21B pulse position modulation circuit [0085] 22A delay circuit [0086] 22B delay circuit [0087] 25 transmission path [0088] 25A first transmission path [0089] 25B second transmission path [0090] 26 branching unit [0091] 27 bit string merging circuit [0092] 28 cooler [0093] 100 superconducting single photon detection system