METHOD OF FORMING OXIDE LAYER

Abstract

A method of forming an oxide layer includes the following steps. A substrate is provided. A surface of the substrate is treated to form an oxygen ion-rich surface. A spin-on-dielectric layer is formed on the oxygen ion-rich surface of the substrate. The present invention also provides a method of forming an oxide layer including the following steps. A substrate is provided. A surface of the substrate is treated with a hydrogen peroxide (H.sub.2O.sub.2) solution or a surface of the substrate is treated with oxygen containing gas, to form an oxygen ion-rich surface. A spin-on-dielectric layer is formed on the oxygen ion-rich surface of the substrate.

Claims

1. A method of forming an oxide layer, comprising: providing a substrate; treating a surface of the substrate to form an oxygen ion-rich surface; and forming a spin-on-dielectric layer on the oxygen ion-rich surface of the substrate.

2. The method of forming an oxide layer according to claim 1, wherein the surface of the substrate is treated by a wet pre-treating process.

3. The method of forming an oxide layer according to claim 2, wherein the wet pre-treating process comprises a solution of hydrogen peroxide (H.sub.2O.sub.2).

4. The method of forming an oxide layer according to claim 1, wherein the surface of the substrate is treated by a dry pre-treatment process.

5. The method of forming an oxide layer according to claim 4, wherein the dry pre-treatment process comprises having oxygen containing gas imported.

6. The method of forming an oxide layer according to claim 5, wherein the oxygen containing gas comprises oxygen gas (O.sub.2) or/and ozone gas (O.sub.3).

7. The method of forming an oxide layer according to claim 4, wherein the dry pre-treatment process is performed at a temperature lower than 500 C.

8. The method of forming an oxide layer according to claim 1, further comprising: performing a particle removing process before the surface of the substrate is treated.

9. The method of forming an oxide layer according to claim 8, wherein the particle removing process comprises a high pressure cleaning process.

10. The method of forming an oxide layer according to claim 1, wherein the oxide layer comprises a shallow trench isolation layer or an interlayer dielectric layer.

11. A method of forming an oxide layer, comprising: providing a substrate; treating a surface of the substrate with a hydrogen peroxide (H2O2) solution to form an oxygen ion-rich surface; and forming a spin-on-dielectric layer on the oxygen ion-rich surface of the substrate.

12. The method of forming an oxide layer according to claim 11, wherein the spin-on-dielectric layer is formed by a spin-on-coating process and then an annealing process.

13. The method of forming an oxide layer according to claim 12, wherein the annealing process is performed at a temperature lower than 900 C.

14. The method of forming an oxide layer according to claim 11, wherein the substrate comprises a liner at the surface, thereby the oxygen ion-rich surface being a surface of the liner, wherein the liner comprises at least one of an oxide liner and a nitride liner.

15. A method of forming an oxide layer, comprising: providing a substrate; treating a surface of the substrate with oxygen containing gas to form an oxygen ion-rich surface; and forming a spin-on-dielectric layer on the oxygen ion-rich surface of the substrate.

16. The method of forming an oxide layer according to claim 15, wherein the oxygen containing gas comprises at least one of oxygen gas (O.sub.2) and ozone gas (O.sub.3).

17. The method of forming an oxide layer according to claim 15, wherein the surface of the substrate is treated at a temperature lower than 500 C.

18. The method of forming an oxide layer according to claim 15, wherein the spin-on-dielectric layer is formed by a spin-on-coating process and then an annealing process.

19. The method of forming an oxide layer according to claim 18, wherein the annealing process is performed at a temperature lower than 600 C.

20. The method of forming an oxide layer according to claim 15, wherein the substrate comprises a liner at the surface, thereby the oxygen ion-rich surface being a surface of the liner, wherein the liner comprises at least one of a carbon containing nitride liner and an oxynitride liner.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0010] FIGS. 1-5 schematically depict cross-sectional views of a method of forming an oxide layer according to an embodiment of the present invention.

[0011] FIGS. 6-10 schematically depict cross-sectional views of a method of forming a dynamic random access memory (DRAM) according to an embodiment of the present invention.

DETAILED DESCRIPTION

[0012] FIGS. 1-5 schematically depict cross-sectional views of a method of forming an oxide layer according to an embodiment of the present invention. FIGS. 1-5 depict isolations, which are formed by the method of forming an oxide layer of the present invention and are used for separating recessed dynamic random access memory (DRAM) cells from each other, but the present invention is not restricted thereto.

[0013] As shown in FIG. 1, a substrate 110 is provided. The substrate 110 may be a semiconductor substrate such as a silicon substrate, a silicon containing substrate, a III-V group-on-silicon (such as GaN-on-silicon) substrate, a graphene-on-silicon substrate or a silicon-on-insulator (SOI) substrate. The substrate 110 may be divided into a first area A1, a second area A2 and a third area B, depending upon their functions. For instance, the first area A1 and the second area A2 may be memory cell areas while the third area B may be a periphery area, wherein the circuits in the periphery area are used for operating the memory cells in the memory cell areas, but it is not limited thereto. In this embodiment, a plurality of memory cells are in the memory cell areas, thereby a recessed dynamic random access memory (DRAM) device being formed, but it is not limited thereto.

[0014] A plurality of recesses R1 are in the substrate 110 of the first area A1, a plurality of recesses R2 are in the substrate 110 of the second area A2, and a recess R3 is in the substrate 110 of the third area B. There are six recesses R1, three recesses R2 and one recess R3 depicted in FIGS. 1-5, but the number of the recesses R1/R2/R3 are not restricted thereto. Widths W1 of the recesses R1 are less than widths W2 of the recesses R2, and the widths W2 of the recesses R2 are less than a width W3 of the recess R3. The widths W1/W2/W3 of the recesses R1/R2/R3 depend upon sizes of devices required being isolated.

[0015] Methods of forming the recesses R1/R2/R3 include the following. A plurality of pad layers (not shown), an etch stop layer (not shown) and a hard mask layer (not shown) are formed sequentially and blanketly; the hard mask layer (not shown), the etch stop layer (not shown) and the pad layers (not shown) are patterned to expose a part of the substrate 110 and thus define the locations of the recesses R1/R2/R3; the exposed part of the substrate 110 are etched to form the recesses R1/R2/R3; the hard mask layer (not shown), the etch stop layer (not shown) and the pad layers (not shown) are removed. Methods of forming the recesses R1/R2/R3 are not restricted thereto.

[0016] As shown in FIG. 2, a liner may selectively cover a surface S1 of the substrate 110. In this embodiment, the liner may include an oxide liner 1 and a nitride liner 2 from bottom to top, but it is not limited thereto. In one case, the liner is a dual layer, but the liner may be one single layer or more than two layers in other cases. For example, the liner may be only one oxide liner 1 or only one nitride liner 2. The oxide liner 1 and the nitride liner 2 may be formed by methods such as anatomic layer deposition (ALD) process, but it is not limited thereto. In other words, a substrate 100 may selectively include the substrate 110, the oxide liner 1 and the nitride liner 2, and the nitride liner 2 is located at a surface S2 of the substrate 100.

[0017] In another case, the liner may include a carbon containing nitride liner and an oxynitride liner from bottom to top, but it is not limited thereto. In one case, the liner is a dual layer, but the liner may be one single layer or more than two layers in other cases. For example, the liner may be only one carbon containing nitride liner or only one oxynitride liner. The carbon containing nitride liner and the oxynitride liner may be formed by methods such as an atomic layer deposition (ALD) process, but it is not limited thereto. Therefore, the substrate 100 may selectively include the substrate 110, the carbon containing nitride liner and the oxynitride liner, and the oxynitride liner is located at the surface S2 of the substrate 100.

[0018] As shown in FIG. 3, a particle removing process P1 is selectively performed to remove remaining particles left after previous processes such as processes for forming the recesses R1/R2/R3. The particle removing process P1 may include a high pressure cleaning process, but it is not limited thereto.

[0019] A pre-treatment process P2 is then performed to treat the surface S2 of the substrate 100, thereby an oxygen ion-rich surface being formed at the surface S2 of the substrate 100. The pre-treatment process P2 may include a wet pre-treatment process, a dry pre-treatment process, or a wet pre-treatment process and a dry pre-treatment process. In one case, the surface S2 of the substrate 100 is treated by a wet pre-treating process, and the wet pre-treatment process preferably includes a solution of hydrogen peroxide (H.sub.2O.sub.2), thereby the surface S2 can be an oxygen ion-rich surface. In another case, the surface S2 of the substrate 100 is treated by a dry pre-treatment process, and the dry pre-treatment process preferably includes having oxygen containing gas imported, thereby the surface S2 can be an oxygen ion-rich surface. In a still preferred embodiment, the oxygen containing gas may include oxygen gas (O.sub.2), ozone gas (O.sub.3), or oxygen gas (O.sub.2) and ozone gas (O.sub.3) imported sequentially or simultaneously. The dry pre-treatment process is preferably performed at a temperature lower than 500 C., but it is not limited thereto. In this way, a flowable dielectric material later coated on the oxygen ion-rich surface can be transformed into an oxide layer completely. Specifically, the flowable dielectric material at the bottom of the recesses R1/R2/R3 can be transformed into the oxide layer completely. Hence, this improves gap filling of the oxide layer, avoids voids in the oxide layer, and enhances the material uniformity of the oxide layer.

[0020] As shown in FIG. 4, a spin-on-dielectric layer 3 is formed on the oxygen ion-rich surface S2 of the substrate 100. Methods of forming the spin-on-dielectric layer 3 include the following. A spin-on-coating process P3 and then an annealing process P4 may be performed. A flowable dielectric material is spin-coated on the substrate 110 and in the recess R3 through the spin-on-coating process P3, and thus the recess R3 is filled up. Then, the annealing process P4 is performed to solidify the flowable dielectric material into the spin-on-dielectric layer 3 and to densify the spin-on-dielectric layer 3. In this embodiment, the spin-on-dielectric layer 3 is an oxide layer formed by spin-coated, but it is not limited thereto. As the pre-treatment process P2 is a wet pre-treatment process, the annealing process is preferably performed at a temperature lower than 900 C. As the pre-treatment process P2 is a dry pre-treatment process, the annealing process is preferably performed at a temperature lower than 600 C.

[0021] As shown in FIG. 5, a planarization process is performed to planarize the spin-on-dielectric layer 3, the nitride liner 2 and the oxide liner 1, thereby an oxide liner 1, an nitride liner 2 and a spin-on-dielectric layer 3 may be formed. In this embodiment, the oxide liner 1, the nitride liner 2 and the spin-on-dielectric layer 3 constitute a shallow trench isolation layer, meaning the isolation structures isolating recessed dynamic random access memory (DRAM) cells from each other, but the present invention is not restricted thereto. In this embodiment, the oxide liner 1 fills up the recess R1 in the first area A1, and partially fills the recess R2 in the second area A2 and the recess R3 in the third area B. The nitride liner 2 fills up the recess R2 in the second area A2 and partially fills the recess R3 in the third area B. The spin-on-dielectric layer 3 fills up the recess R3.

[0022] FIGS. 6-10 schematically depict cross-sectional views of a method of forming a dynamic random access memory (DRAM) according to an embodiment of the present invention, wherein the left diagrams and the right diagrams of FIGS. 6-10 are cross-sectional views orthogonal to each other. As shown in FIG. 6, the oxide liner 1 of the first area A1 in FIG. 5 constitutes the shallow trench isolation layer of the recessed dynamic random access memory (DRAM) cells in this area. A plurality of buried word lines 20 are disposed in the substrate 110, and then recesses R4 are formed in the substrate 110 for forming word line contacts in later processes. Isolation materials such as silicon oxide layer 5, silicon nitride layer 6 and silicon oxide layer 7 may cover the surface of the substrate 110, but it is not limited thereto.

[0023] As shown in FIG. 7, bit line gates 30 are formed on the substrate 110, wherein the bit line gates 30 are preferably disposed on the substrate 110 and cover the plurality of buried word lines 20 embedded in the substrate 110. Methods of forming the bit line gates 30 may include stacking a plurality of material layers on the substrate 110 blanketly, wherein the material layers may include an amorphous silicon layer and a stacked metal layer from bottom to top, but it is not limited thereto. The stacked metal layer may include a titanium layer, a titanium nitride layer, a first tungsten nitride layer and a tungsten layer stacked from bottom to top. Then, the material layers are patterned to form bit line gates 30, thereby bottoms of the bit line gates 30 have bit line contacts 32 formed. Moreover, spacers 32a may cover both opposite sides of the bit line gates 30 to form the bit line gates 30. The spacers 32a may be silicon nitride spacers, but it is not limited thereto. By doing this, the bit line gates 30 have bit line contacts 32 formed. Each of the bit line gates 30 and its corresponding word line contact 32 are one piece.

[0024] As shown in FIG. 8, storage node contacts 34 are formed in the substrate 110 beside the bit line contacts 32. Methods of forming the storage node contacts 34 may include etching the substrate 110 beside the bit line contacts 32 to form recesses, and then forming the storage node contacts 34 in the recesses, but it is not limited thereto.

[0025] FIGS. 9-10 depict a method of forming an interlayer dielectric layer applying the method of the present invention depicted in FIGS. 2-5. As shown in FIG. 9, a liner 42 is formed to cover the substrate 110, the bit line gates 30 and the storage node contacts 34. The liner 42 may be one layer or multilayers, which may be an oxide liner, a nitride liner, a carbon containing nitride liner, an oxynitride liner or combinations of these liners.

[0026] Thereafter, the particle removing process P1 of FIG. 3 is performed to remove remaining particles between the bit line gates 30 and on the storage node contacts 34 left after previous processes. The particle removing process P1 may include a high pressure cleaning process, but it is not limited thereto.

[0027] Then, the pre-treatment process P2 of FIG. 3 is then performed to treat a surface S3 of the liner 42, thereby an oxygen ion-rich surface is formed at the surface S3 of the liner 42. The pre-treatment process P2 may include a wet pre-treatment process, a dry pre-treatment process, or a wet pre-treatment process and a dry pre-treatment process. In one case, the surface S3 of the liner 42 is treated by a wet pre-treating process, and the wet pre-treatment process preferably includes a solution of hydrogen peroxide (H.sub.2O.sub.2), thereby the surface S3 can be an oxygen ion-rich surface. In another case, the surface S3 of the liner 42 is treated by a dry pre-treatment process, and the dry pre-treatment process preferably includes having oxygen containing gas imported, thereby the surface S3 can be an oxygen ion-rich surface. In a still preferred embodiment, the oxygen containing gas may include oxygen gas (O.sub.2), ozone gas (O.sub.3), or oxygen gas (O.sub.2) and ozone gas (O.sub.3) imported sequentially or simultaneously. The dry pre-treatment process is preferably performed at a temperature lower than 500 C., but it is not limited thereto. In this way, a flowable dielectric material later coated on the oxygen ion-rich surface can be transformed into an oxide layer completely. Specifically, the flowable dielectric material at the bottoms of the recesses can be transformed into an oxide layer completely. Hence, this improves gap filling of the oxide layer, avoids voids in the oxide layer, and enhances the material uniformity of the oxide layer.

[0028] As shown in FIG. 10, a spin-on-dielectric layer 44 is formed on the oxygen ion-rich surface S3 of the liner 42. Methods of forming the spin-on-dielectric layer 44 include the following. A spin-on-coating process P3 and then an annealing process P4 may be performed. A flowable dielectric material is spin-coated on the liner 42 and in the recesses R5 through the spin-on-coating process P3, and thus the recesses R5 are filled up. Then, the annealing process P4 is performed to solidify the flowable dielectric material into the spin-on-dielectric layer 44 and to densify the spin-on-dielectric layer 44. In this embodiment, the spin-on-dielectric layer 44 is an oxide layer formed by spin-coated, but it is not limited thereto. As the pre-treatment process P2 is a wet pre-treatment process, the annealing process is preferably performed at a temperature lower than 900 C. As the pre-treatment process P2 is a dry pre-treatment process, the annealing process is preferably performed at a temperature lower than 600 C. Then, a planarization process is performed to planarize the spin-on-dielectric layer 44 until top surfaces of the spin-on-dielectric layer 44 trim top surfaces of the liner 42, but it is not limited thereto.

[0029] To summarize, the present invention provides a method of forming an oxide layer, which treats a surface of a substrate by a dry treatment process or a wet treatment process to form an oxygen ion-rich surface, and then forms an oxide layer on the surface. By doing this, a flowable dielectric material used for forming the oxide layer can be transformed completely, especially for the flowable dielectric material being transformed at the bottom of a recess completely. Therefore, this improves gap filling of the oxide layer, avoids voids in the oxide layer, and enhances the material uniformity of the oxide layer.

[0030] Moreover, the wet pre-treating process may include a solution of hydrogen peroxide (H.sub.2O.sub.2), and the dry pre-treatment process may include having oxygen containing gas imported, wherein the oxygen containing gas may include oxygen gas (O.sub.2), ozone gas (O.sub.3) or their combinations, but it is not limited thereto. Before the surface of the substrate is treated, a particle removing process may be selectively performed, wherein the particle removing process may include a high pressure cleaning process to remove particles remaining after previous processes.

[0031] Methods of forming the oxide layer on the oxygen ion-rich surface may include performing a spin-on-coating process and then an annealing process. The flowable dielectric material is spin-coated on the oxygen ion-rich surface, especially on the oxygen ion-rich surface of the recess, through the spin-on-coating process. Then, the annealing process is performed to solidify the flowable dielectric material into the oxide layer and to densify the oxide layer.

[0032] Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.