Laser ashing of polyimide for semiconductor manufacturing
09865564 ยท 2018-01-09
Assignee
Inventors
- Maxime Cadotte (Saint-Hyacinthe, CA)
- Luc Guerin (Granby, CA)
- Van Thanh Truong (Brossard, CA)
- Steve Whitehead (Shefford, CA)
Cpc classification
B23K2103/42
PERFORMING OPERATIONS; TRANSPORTING
Y10T156/1158
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
Y10T156/1917
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
Y10T156/11
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
B32B38/0008
PERFORMING OPERATIONS; TRANSPORTING
Y10S156/941
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
H01L2924/00
ELECTRICITY
Y10S156/93
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
B32B38/10
PERFORMING OPERATIONS; TRANSPORTING
H01L2924/00
ELECTRICITY
International classification
B32B38/10
PERFORMING OPERATIONS; TRANSPORTING
H01L21/00
ELECTRICITY
B32B43/00
PERFORMING OPERATIONS; TRANSPORTING
B32B38/00
PERFORMING OPERATIONS; TRANSPORTING
H01L21/311
ELECTRICITY
H01L21/02
ELECTRICITY
B08B7/00
PERFORMING OPERATIONS; TRANSPORTING
Abstract
A system for laser ashing of polyimide for a semiconductor manufacturing process is provided. The system includes: a semiconductor chip, a top chip attached to the semiconductor chip by a connection layer, a supporting material, a polyimide glue layer disposed between the supporting material and semiconductor chip, a plasma asher, and an ashing laser configured to ash the polyimide glue on the semiconductor chip.
Claims
1. A system for laser ashing of polyimide for a semiconductor manufacturing process, the system comprising: a semiconductor chip; a top chip attached to the semiconductor chip by a connection layer; a supporting material; a polyimide glue layer disposed between the supporting material and semiconductor chip; a plasma asher; and an ashing laser configured to ash the polyimide glue on the semiconductor chip, wherein the ashing laser is configured to release the supporting material from the semiconductor chip.
2. The system of claim 1, wherein the ashing laser comprises and ultraviolet (UV) laser.
3. The system of claim 1, further comprising a fume extraction device configured to remove polyimide fumes formed during ashing of the polyimide glue from the system for laser ashing of polyimide.
4. The system of claim 1, further comprising a debris shield located between the ashing laser and the polyimide glue, the debris shield comprising a material that is transparent in a wavelength of the ashing laser.
5. The system of claim 1, wherein the polyimide is on the semiconductor chip, wherein the system is operated so that prior to activation of the ashing laser to ash polyimide glue on the semiconductor chip, the plasma asher is activated to clean carbon debris that may be present on the polyimide glue, wherein the system is operated so that the plasma asher performs plasma ashing for a time of less than about one hour.
6. The system of claim 1, wherein the plasma asher is configured to perform plasma ashing using 600 millitor (mTorr) O.sub.2 plasma at 1000 watts (W).
7. The system of claim 1, wherein the ashing laser has a fluence from about 100 millijoules per centimeter squared (mJ/cm.sup.2) to about 300 mJ/cm.sup.2.
8. The system of claim 1, wherein the ashing laser has a laser repetition rate of about 200 hertz (Hz).
9. The system of claim 1, wherein the system is operated to perform plasma cleaning using the plasma asher to remove carbon debris from the polyimide glue before ashing the polyimide glue using the ashing laser.
10. The system of claim 1, wherein the system is operated so that the plasma asher is operated to clean carbon debris that may be present on the polyimide glue, and wherein the system is operated so that prior to the plasma asher being operated to clean carbon debris that may be present on the polyimide glue, the ashing laser is operated to release the supporting material from the semiconductor chip.
11. The system of claim 1, wherein the ashing laser is operated to remove polyimide glue from a top surface of the semiconductor chip.
12. The system of claim 1, wherein the system is operated so that the plasma asher is operated to clean carbon debris that may be present on the polyimide glue, and wherein the system is operated so that prior to the plasma asher being operated to clean carbon debris that may be present on the polyimide glue, the ashing laser is operated to release the supporting material from the semiconductor chip, and wherein the ashing laser is operated to fully ablate the polyimide glue from the semiconductor chip.
13. The system of claim 1, wherein the system is configured to clean carbon debris present on the polyimide glue using the plasma asher, wherein the system is configured to release the supporting material from the semiconductor chip using the ashing laser, and wherein the system is configured to perform the release using the ashing laser prior to performing the clean using the plasma asher.
14. The system of claim 1, wherein the ashing laser is configured to fully ablate the polyimide glue from the semiconductor chip.
15. The system of claim 1, wherein the ashing laser is configured to remove polyimide glue from a top surface of the semiconductor chip.
16. The system of claim 1, wherein the system is configured to clean carbon debris present on the polyimide glue using the plasma asher, wherein the system is configured to release the supporting material from the semiconductor chip using the ashing laser, and wherein the system is configured to perform the release using the ashing laser prior to performing the clean using the plasma asher, and wherein the system is configured to fully ablate the polyimide glue from the semiconductor chip using the ashing laser.
17. The system of claim 1, wherein the ashing laser is configured to make multiple passes across the polyimide glue layer for performing full ablation of the polyimide glue layer.
18. A system for laser ashing of polyimide for a semiconductor manufacturing process, the system comprising: a semiconductor chip; a top chip attached to the semiconductor chip by a connection layer; a supporting material; a polyimide glue layer disposed between the supporting material and semiconductor chip; a plasma asher; and an ashing laser configured to ash the polyimide glue on the semiconductor chip, wherein the ashing laser is configured to fully ablate the polyimide glue from the semiconductor chip.
19. The system of claim 18, wherein the ashing laser is configured to release the supporting material from the semiconductor chip.
20. A system for laser ashing of polyimide for a semiconductor manufacturing process, the system comprising: a semiconductor chip; a top chip attached to the semiconductor chip by a connection layer; a supporting material; a polyimide glue layer disposed between the supporting material and semiconductor chip; a plasma asher; and an ashing laser configured to ash the polyimide glue on the semiconductor chip, wherein the ashing laser is configured to make multiple passes across the polyimide glue layer for performing full ablation of the polyimide glue layer.
Description
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
(1) Referring now to the drawings wherein like elements are numbered alike in the several FIGURES:
(2)
(3)
(4)
(5)
(6)
(7)
(8)
DETAILED DESCRIPTION
(9) Embodiments of systems and methods for laser ashing of polyimide are provided, with exemplary embodiments being discussed below in detail. Laser ashing of polyimide may be relatively fast and allow good throughput for the semiconductor manufacturing process. Laser ashing may also limit polyimide undercutting and be highly selective to polyimide, so that the semiconductor chip is not damaged during polyimide removal. An ultraviolet (UV) laser is used to ash, or ablate, the polyimide, as polyimide has a relatively high light absorption coefficient in the UV range and a low threshold to initiate ablation. Laser ablation is a line-of-sight, anisotropic method, which significantly reduces the risk of polyimide undercutting. Laser ablation of polyimide may also be a relatively low temperature process, under 150 C. in some embodiments. The polyimide removal process may include relatively short plasma cleaning steps before and after laser ablation of the polyimide to remove any carbon debris or residue that may be on the semiconductor chip.
(10)
(11) After laser release of supporting material 203 in block 101, a structure 400 including the semiconductor chip 202 with polyimide glue layer 201 remains, as is shown in
(12) Then, in block 103, a laser 501 is used to ash the polyimide glue layer 201 as is shown in
(13) After the laser ashing of polyimide glue layer 201 in block 103, a structure 600 including the semiconductor chip 202 remains, as shown in
(14) Lastly, in block 105, a top chip 701 may be attached to the semiconductor chip 202 by a connection layer 702 to form semiconductor device 700. Top chip 701 may include any appropriate type of chip and may be attached to semiconductor chip 202 in any appropriate manner. In embodiments in which top chip 701 is connected using a flip chip technique, connection layer 702 may include a C4 layer, which may comprise solder bumps, and may be deposited on receiving pads located on the semiconductor chip 202. Top chip 701 and connection layer 702 are shown for illustrative purposes only; any appropriate devices may be connected to semiconductor chip 202 to form a final semiconductor device.
(15) The technical effects and benefits of exemplary embodiments include increased throughput for a semiconductor manufacturing process while reducing damage to a semiconductor chip during polyimide glue removal.
(16) The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms a, an, and the are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms comprises and/or comprising, when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
(17) The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.