Phase correcting device and distance measuring device
12196853 ยท 2025-01-14
Assignee
- Kabushiki Kaisha Toshiba (Tokyo, JP)
- Toshiba Electronic Devices & Storage Corporation (Tokyo, JP)
Inventors
Cpc classification
G01S17/42
PHYSICS
G01S7/4915
PHYSICS
H03L7/146
ELECTRICITY
G01S17/26
PHYSICS
International classification
G01S17/26
PHYSICS
G01S17/32
PHYSICS
G01S17/42
PHYSICS
G01S7/4915
PHYSICS
Abstract
A phase correcting device of an embodiment includes a local oscillator that includes an all digital phase-locked loop configured to generate a plurality of kinds of local oscillation signals based on a reference clock, and is configured to give one of the local oscillation signals to a device configured to detect a phase of an inputted signal, a phase detector configured to acquire and output, at a predetermined timing, an output of a phase integrator included in the all digital phase-locked loop, and a phase calculator configured to acquire, a plurality of times at predetermined timings, values outputted from the phase detector and correct the phase of the inputted signal by using a difference between the values.
Claims
1. A phase correcting device, comprising: a local oscillator that includes an all digital phase-locked loop configured to generate a plurality of kinds of local oscillation signals based on a reference clock using frequency control data indicating a ratio of a desired oscillation output frequency and a frequency of the reference clock, and is configured to give one of the local oscillation signals to a device configured to detect a phase of an inputted signal after the inputted signal subject to phase detection is frequency-converted by using the local oscillation signals and a signal generated from the reference clock; a phase detector configured to acquire and output, at a predetermined timing, an output of a phase integrator included in the all digital phase-locked loop; and a phase calculator configured to acquire, a plurality of times at the predetermined timing, values outputted from the phase detector acquire a fluctuation amount of an initial phase or a reference time phase that fluctuates due to a change in frequency of the local oscillation signals when the inputted signal is frequency-converted, by using a difference between the values, and correct the phase of the input signal using the acquired fluctuation amount.
2. The phase correcting device according to claim 1, wherein the predetermined timing is all timings or one or more of the all timings of a period equal to common multiples of periods of the plurality of kinds of local oscillation signals.
3. A distance measuring device that calculates a distance based on carrier phase detection, comprising: a calculation unit configured to calculate a distance between a first device and a second device based on phase information acquired from the first device and the second device, at least one of which is movable, wherein the first device comprises a first local oscillator that includes a first all digital phase-locked loop configured to generate a first local oscillation signal based on a first reference clock, and is configured to output the first local oscillation signal, a first transmitter configured to transmit two or more first carrier signals by using an output of the first local oscillator by a direct modulation method, a first receiver configured to receive two or more second carrier signals by using an output of the first local oscillator, a first phase detector configured to acquire and output an output of a phase integrator included in the all digital phase-locked loop at a first predetermined timing, and a first phase calculator configured to acquire, a plurality of times at predetermined timings, values outputted from the phase detector and correct a phase of the inputted signal by using a difference between the values, the second device comprises a second local oscillator that includes a second all digital phase-locked loop configured to generate a second local oscillation signal based on a second reference clock, and is configured to output the second local oscillation signal, a second transmitter configured to transmit two or more second carrier signals by using an output of the second local oscillator by a direct modulation method, a second receiver configured to receive two or more first carrier signals by using an output of the second local oscillator, a second phase detector configured to acquire and output an output of a phase integrator included in the all digital phase-locked loop at a second predetermined timing, and a second phase calculator configured to acquire, a plurality of times at predetermined timings, values outputted from the phase detector and correct a phase of the inputted signal by using a difference between the values, and the calculation unit calculates the distance based on a phase detection result obtained through reception of the first and second carrier signals by the first and second receivers and the corrected phase obtained by the first and second phase calculators.
4. The distance measuring device according to claim 3, wherein the first and second receivers perform reception by a sliding IF method.
5. The phase correcting device according to claim 1, wherein the all digital phase-locked loop comprises: a digitally controlled oscillator configured to output the local oscillation signals; the phase integrator configured to integrate frequency control data at each period of the reference clock, the frequency control data being a ratio of a desired oscillation frequency of the local oscillation signals and a frequency of the reference clock; a phase difference detection circuit configured to obtain a phase difference between each of the local oscillation signals and the reference clock; and a subtractor configured to obtain a difference between an output of the phase integrator and an output of the phase difference detection circuit as a phase error for controlling the digitally controlled oscillator, the phase detector comprises: a timing generation circuit configured to output a signal indicating all timings or one or more of the all timings of a period equal to common multiples of periods of the plurality of kinds of local oscillation signals as a timing signal based on which the first predetermined timing is obtained; and a hold circuit configured to acquire and output the output of the phase integrator by using the timing signal, and the phase calculator comprises: a memory configured to store an output of the hold circuit at a timing at which a phase difference of the inputted signal is to be detected; and a calculation circuit configured to correct the phase of the inputted signal by an operation on a signal stored in the memory.
6. The phase correcting device according to claim 5, wherein the all digital phase-locked loop comprises a frequency divider configured to output signals obtained by frequency dividing the plurality of kinds of local oscillation signals from the digitally controlled oscillator, and the timing generation circuit configured to generate a timing signal for the first predetermined timing based on a period equal to common multiples of the periods of the plurality of kinds of local oscillation signals and all the signals obtained by frequency dividing the plurality of kinds of local oscillation signals.
Description
BRIEF DESCRIPTION OF THE DRAWINGS
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(10)
(11)
(12)
(13)
DETAILED DESCRIPTION
(14) A phase correction device of an embodiment includes a local oscillator that includes an all digital phase-locked loop configured to generate a plurality of kinds of local oscillation signals based on a reference clock, and is configured to give one of the local oscillation signals to a device configured to detect a phase of an inputted signal, a phase detector configured to acquire and output, at a predetermined timing, an output of a phase integrator included in the all digital phase-locked loop, and a phase calculator configured to acquire, a plurality of times at predetermined timings, values outputted from the phase detector and correct the phase of the inputted signal by using a difference between the values.
(15) Hereinafter the embodiment of the present invention will be described with reference to the drawings.
Embodiment
(16)
(17) In the present embodiment, an example in which the phase fluctuation detecting device and the phase correcting device are applied to the distance measuring device is explained, but it is also possible to apply the phase fluctuation detecting device and the phase correcting device to various devices that detect phases of inputted signals other than the distance measuring device. For example, application to a positioning device is also possible.
(18)
(19) In the communication type phase detection method, distance measurement is performed by transmitting phase information detected by one of the devices to the other device. In this manner, highly accurate distance calculation can be achieved in some cases by performing a predetermined operation using phase information of signals detected by reception units of two distance measuring devices in a pair, but it is difficult to achieve accurate distance measurement when the reception units are of a sliding IF method.
(20) First, with reference to
(21) A distance measuring system 100A includes a device 1A and a device 2A. At least one of the device 1A and the device 2A is movable. In the distance measuring system 100A, a distance between the device 1A and the device 2A is calculated based on carrier phase detection. A case where one of the device 1A and the device 2A calculates the distance based on phase information acquired by the device 1A and the device 2A will be considered.
(22) The device 1A transmits a first distance measurement signal (single wave signal), and the device 2A transmits a second distance measurement signal (single wave signal). The first and the second distance measurement signals reach the device 2A and the device 1A respectively via a propagation path PDLY between the device 1A and the device 2A. The device 1A and the device 2A each include a wireless circuit using a DCO direct modulation method of low power consumption for a transmission unit, and using a sliding IF method of low power consumption for a reception unit.
(23)
(24) Hereinafter, in order to clarify a problem, the device 1A and the device 2A are assumed to set transmission frequencies first of all. In other words, in an initial setting, for example, the transmission frequencies of the devices 1A and 2A are respectively set at frequencies obtained by multiplying the oscillation frequencies of OSC1 and OSC2 by a predetermined multiple k.sub.L.
(25) An output signal (oscillation signal) S1 (=lo.sub.x1) of OSC1 of the device 1A can be expressed by equation (1) with a frequency of an oscillation signal of OSC1 set as f.sub.x1 and a phase (hereinafter simply referred to as a reference time phase when it is clear that the phase is at a reference time in the device 1A or description is made on the device 1A) at a time t.sub.a1 as a reference in operation of the device 1A set as .sub.x1.
lo.sub.x1=sin(2f.sub.x1(tt.sub.a1)+.sub.x1)(1)
(26) The oscillation frequency of OSC1 is multiplied by k.sub.L by mpl1A. When a reference time phase of an output signal S2 of mpl1A is set as .sub.Lx1, a phase .sub.tx1 of the output signal S2 of mpl1A is expressed as follows.
.sub.tx1=2k.sub.Lf.sub.x1(tt.sub.a1)+.sub.Lx1(2)
An output of mpl1A is generally generated by a digitally controlled oscillator (DCO) technique and a digital frequency/phase synchronization technique. Note that in mpl1A using a TDC (time to digital converter) for a phase synchronizing unit, .sub.Lx1=k.sub.L.sub.x1 is not generally established. Therefore, in equation (2) described above, the reference time phase of the output S2 of mpl1A is defined as .sub.Lx1.
(27) For the device 2A, a similar transmission frequency setting is performed. An output signal S4 (=lo.sub.x2) of OSC2 of the device 2A can be expressed by equation (3) with a frequency of an oscillation signal of OSC2 set as f.sub.x2 and a phase (hereinafter simply referred to as a reference time phase when it is clear that the phase is at a reference time in the device 2A or description is made on the device 2A) at a time t.sub.a2 as a reference in operation of the device 2A set as .sub.x2.
lo.sub.x2=sin(2f.sub.x2(tt.sub.a2)+.sub.x2)(3)
(28) In mpl2A, the oscillation frequency of OSC2 is multiplied by k.sub.L. A phase .sub.tx2 of an output signal S5 of mpl2A is expressed as follows.
.sub.tx2=2k.sub.Lf.sub.x2(tt.sub.a2)+.sub.Lx2(4)
Here, .sub.Lx2 is a reference time phase of the output of mpl2A. For the output of mpl2A, .sub.Lx2=k.sub.L.sub.x2 is not generally established as in the output of mpl1A. Therefore, in equation (4) described above, the reference time phase of the output of mpl2A is defined as .sub.Lx2.
(29) Patent Literature 1 discloses that in the case of a system of TDD (time division duplex) that does not simultaneously carry out transmission and reception, correct distance measurement can be performed by performing exchange of single wave signals between the device 1A and the device 2A. Note that the devices in Patent Literature 1 differ from the devices in
(30)
(31) The device 1A and the device 2A perform transmission after the frequencies of the transmission signals are respectively set at k.sub.Lf.sub.x1 and the frequency of k.sub.Lf.sub.x2 (hereinafter these frequencies are also referred to as low frequencies) in the initial setting. When only transmission of the devices 1A and 2A is considered, a single wave signal of the frequency k.sub.Lf.sub.x1 is transmitted from the device 1A to the device 2A first, and the device 2A receives the single wave signal of the frequency k.sub.Lf.sub.x1 from the device 1A.
(32) Next, after it takes a predetermined time period for the device 2A to be set to transmit the single wave signal of the frequency k.sub.Lf.sub.x2 to the device 1A, transmission of the single wave signal is performed twice at the time t.sub.2. Furthermore, a single wave signal of the frequency k.sub.Lf.sub.x1 is transmitted from the device 1A to the device 2A again, and the device 2A receives the single wave signal of the frequency k.sub.Lf.sub.x1 from the device 1A. The device 1 takes a predetermined time period for the transmission, and performs transmission at the time t.sub.3. The signal exchanges end at a time t.sub.4.
(33)
(34) A dashed straight line (2) in
(35) However, in the distance measuring device in
(36)
(37) In the sliding IF method, a reception signal is converted into a 1stIF frequency and then converted into a 2ndIF frequency. In an example of
.sub.b2=2mf.sub.x2(tt.sub.a2)+.sub.Bx2(5)
Here, .sub.Bx2 is a reference time phase of the LO signal for IFMIX22 from div 22.
(38) In order to receive a signal from the device 1A in the device 2A, the phase .sub.tx2 of the output signal S5 of mpl2A is set at what is shown by equation (6) as follows that is obtained by transforming equation (4) described above.
.sub.tx2=2{(k.sub.L+m)n/(n1)}f.sub.x2(tt.sub.a2)+.sub.Lmx2(1)(6)
Here, .sub.Lmx2(1) is a reference time phase of the output signal S5 of mpl2A between the time t.sub.1 and the time t.sub.2. In this case, a phase .sub.v2 of the signal S61 is expressed by equation (6a).
.sub.v2=2{(k.sub.L+m)/(n1)}f.sub.x2(tt.sub.a2)+.sub.LVx2(1)(6a)
Here, .sub.Lvx2(1) is a reference time phase of the signal S61 between the time t.sub.1 and the time t.sub.2. Note that it is not necessary to change the frequency of mpl1A in the device 1A, and therefore the phase .sub.tx1 of the output signal S2 of mpl1A remains as in equation (2).
(39)
(40) In the device 1A that adopts a sliding IF method, RFMIX1 needs to convert a reception signal into an IF frequency signal S111 of approximately {(k.sub.L+mn)/(n1)}f.sub.x1 first. For this reason, in the device 1A that receives a single wave signal of the frequency k.sub.Lf.sub.x2 from the device 2A, the frequency of the local signal (LO signal) S2 from mpl1A which is given to RFMIX1 is set at {(k.sub.L+m)n/(n1)}fx.sub.1 instead of k.sub.Lf.sub.x1. The reception signal that is converted into the 1stIF frequency signal S111 has frequency-converted by the first IF frequency convertor (IFMIX11), and a 2ndIF frequency signal S112 is obtained. A LO signal S2 is frequency-divided to a signal S31 having a frequency obtained by multiplying the LO signal S2 by (1/n) by div11, and the signal S31 is used as an LO signal for IFMIX11. The reception signal that is converted into the 2ndIF frequency is frequency-converted by the second IF frequency convertor (IFMIX12), and an output signal S12 of a base band is obtained. An output signal S1 of OSC1 is frequency-divided to a signal S32 having a frequency obtained by multiplying an output signal S1 of OSC1 by m by div12, and the signal S32 is used as an LO signal for IFMIX1. A phase .sub.b1 of the signal S32 is expressed by equation (7) as follows.
.sub.b1=m2f.sub.x1(tt.sub.a2)+.sub.Bx1(7)
Here, .sub.Bx1 is a reference time phase of the LO signal for IFMIX12 from div12.
(41) In order to receive a signal from the device 2A, in the device 1A, the phase .sub.tx1 of the output signal S2 of mpl1A is set at what is shown by equation (8) as follows that is obtained by transforming equation (2) described above.
.sub.tx1=2{(k.sub.L+m)n/(n1)}f.sub.x1(tt.sub.a1)+.sub.Lmx1(1)(8)
Here, .sub.Lmx1(1) is a reference time phase of the output signal S2 of mpl1A between the time t.sub.2 and the time t.sub.3. In this case, a phase .sub.v1 of the signal S31 is expressed by equation (8a) as follows.
.sub.v1=2{(k.sub.L+m)/(n1)}f.sub.x1(tt.sub.a1)+.sub.LVx1(1)(8a)
Here, .sub.Lvx1(1) is a reference time phase of the signal S31 between the time t.sub.2 and the time t.sub.3.
(42) The device 2A returns the setting of the transmission frequency from {(k.sub.L+m)n/(n1)}f.sub.x2 to k.sub.Lf.sub.x2 in a period between the time t.sub.2 and the time t.sub.3. At this time, the phase .sub.x2 of the output signal S5 of mpl2A is expressed by equation (9) as follows. Note that .sub.Lx2(2) is a reference time phase of the signal S5 in this case.
.sub.tx2=2k.sub.Lf.sub.x2(tt.sub.a2)+.sub.Lx2(2)(9)
(43) Settings of the device 1A and the device 2A are same as the settings in
(44) The phase .sub.x2 of the output signal S5 of mpl2A of the device 2A is given by equation (10) as follows obtained by transforming equation (9) described above.
.sub.tx2=2{(k.sub.L+m)n/(n1)}f.sub.x2(tt.sub.a2)+.sub.Lmx2(2)(10)
Here, .sub.Lmx2(2) is the reference time phase of the output signal S5 of mpl2A between the time t.sub.3 and the time t.sub.4. In this case, a phase .sub.v2 of the signal S61 is expressed by equation (10a) as follows.
.sub.v2=2{(k.sub.L+m)/(n1)}f.sub.x2(tt.sub.a2)+.sub.LVx2(2)(10a)
Here, .sub.LVx2(2) is a reference time phase of the signal S61 between the time t.sub.3 and the time t.sub.4.
(45) The device 1A returns the transmission frequency from {(k.sub.L+m)n/(n1)}f.sub.x1 to K.sub.Lf.sub.x1. At this time, the phase .sub.tx1 of the output signal S2 of mpl1A is set at what is shown by equation (11) as follows.
.sub.tx1=2k.sub.Lf.sub.x1(tt.sub.a1)+.sub.Lx1(2)(11)
Here, .sub.Lx1(2) is the reference time phase of the output signal S2 of mpl1A between the time t.sub.3 and the time t.sub.4.
(46) In this way, between the time t.sub.1 and the time t.sub.4, the phase .sub.tx1 of the signal S2 of mpl1A changes as shown by a thick line characteristic C1 in
(47) From a time D+t.sub.1 to a time D+t.sub.4 in
(48) Next, referring to
.sub.rx2=2k.sub.Lf.sub.x1(tt.sub.a1.sub.R)+.sub.Lx1(12)
Here, .sub.R is a delay time of a propagation path length R. The signal S7 is frequency-converted by using the signal S5 (LO signal). From equation (12) and equation (6), a phase .sub.if1x2(T12) (t) of an output signal S81 of RFMIX2 is expressed by equation (13) as follows.
.sub.if1x2(T12)(t)=2k.sub.Lf.sub.x1(tt.sub.a1)2{(k.sub.L+m)n/(n1)}fx2(tt.sub.a2)+(.sub.Lx1.sub.Lmx2(1))2k.sub.Lf.sub.x1.sub.R(13)
Note that equation (13) shows a phase result of extracting only a desired signal. The signal is frequency-converted by using the signal S61. From equation (13) and equation (6a), a phase .sub.if2x2(T12) (t) of an output signal S82 of IFMIX21 is expressed by equation (13a) as follows.
.sub.if2x2(T12)(t)=2k.sub.L(f.sub.x1f.sub.x2)t2mf.sub.x2t+(.sub.Lx1.sub.Lmx2(1)+.sub.Lvx2(1))2k.sub.Lf.sub.x1.sub.R2k.sub.Lf.sub.x1t.sub.a1+2(k.sub.L+m)f.sub.x2t.sub.a2(13a)
(49) Note that equation (13a) shows a phase result of extracting only a desired signal. The signal is frequency-converted by using the signal S62. Accordingly, from equation (13a) and equation (5), the phase .sub.BB2L(T12) (t) of the signal S9 detected in the device 2A is what is expressed by equation (14) as follows.
.sub.BB2L(T12)=2k.sub.L(f.sub.x1f.sub.x2)t+(.sub.Lx1.sub.Lmx2(1)+.sub.LVx2(1))+.sub.Bx22k.sub.L(f.sub.x1t.sub.a1f.sub.x2t.sub.a2)2k.sub.Lf.sub.x1.sub.R(14)
Note that equation (14) shows a result of performing desired quadrature demodulation.
(50) Similarly, with reference to
.sub.rx2=2k.sub.Lf.sub.x1(tt.sub.a1.sub.R)+.sub.Lx1(2)(15)
The signal S7 is frequency-converted by the signal S5 (LO signal). From equation (15) and equation (10), a phase .sub.if1x2(T34) (t) of an output signal S81 of RMIX2 is expressed by equation (16) as follows.
.sub.if1x2(T34)(t)=2k.sub.Lf.sub.x1(tt.sub.a1)2{(k.sub.L+m)n/(n1)}f.sub.x2(tt.sub.a2)+(.sub.Lx1(2).sub.Lmx2(2))2k.sub.Lf.sub.x1.sub.R(16)
(51) Note that equation (16) shows a phase result of extracting only a desired signal. The signal is frequency-converted by using the signal S61. From equation (16) and equation (10a), a phase .sub.if2x2(T34) (t) of an output signal S82 of IFMIX21 is expressed by equation (16a) as follows.
.sub.ifx2(T34)(t)=2k.sub.L(f.sub.x1f.sub.x2)t2mf.sub.x2t+(.sub.Lx1(2).sub.Lmx2(2)+.sub.LVx2(2))2k.sub.Lf.sub.x1.sub.R2k.sub.Lf.sub.x1t.sub.a1+2(k.sub.L+m)f.sub.x2t.sub.a2(16a)
(52) Note that equation (16a) shows a phase result of extracting only a desired signal. The signal is frequency-converted by using the signal S62. From equation (16a) and equation (5), a phase .sub.BB2L(T34) (t) of the signal S9 detected in the device 2A is as follows.
.sub.BB2L(T34)(t)=2k.sub.L(f.sub.x1f.sub.x2)t+(.sub.Lx1(2).sub.Lmx2(2)+.sub.LVx2(2))+.sub.Bx22k.sub.L(f.sub.x1t.sub.a1f.sub.x2t.sub.a2)2k.sub.Lf.sub.x1.sub.R(17)
Note that equation (17) describes a result of performing desired quadrature demodulation.
(53) Next, with reference to
.sub.rx1=2k.sub.Lf.sub.x2(tt.sub.a1.sub.R)+.sub.Lx2(2)(18)
(54) The signal S10 is frequency-converted by using the signal S2 (LO signal) in RFMIX1. From equation (18) and equation (8), a phase .sub.if1x1(T23) (t) of an output signal S111 of RFMIX1 is expressed by equation (19) as follows.
.sub.if1x1(T23)(t)=2k.sub.Lf.sub.x2(tt.sub.a2)2{(k.sub.L+m)n/(n1)}f.sub.x1(tt.sub.a1)+(.sub.Lx2.sub.Lmx1(1))2k.sub.Lf.sub.x2.sub.R(19)
(55) Note that equation (19) shows a phase result of extracting only a desired signal. The signal is frequency-converted by using the signal S31. From equation (19) and equation (8a), a phase .sub.if2x2(T23) (t) of an output signal S112 of IFMIX11 is expressed by equation (19a) as follows.
.sub.ifx1(T23)(t)=2k.sub.L(f.sub.x2f.sub.x1)t2mf.sub.x1t+(.sub.Lx2(2).sub.Lmx1(1)+.sub.LVx1(1))2k.sub.Lf.sub.x2.sub.R+2(k.sub.L+m)f.sub.x1t.sub.a12k.sub.Lf.sub.x2t.sub.a2(19a)
(56) Note that equation (19a) shows a phase result of extracting only a desired signal. The signal S112 is frequency-converted by using the signal S32. As a result, a phase .sub.BB2L(T23) (t) of the signal S12 detected in the device 1A is expressed by equation (20) as follows from equation (19a) and equation (7).
.sub.BB2L(T23)(t)=2k.sub.L(f.sub.x2f.sub.x1)t+(.sub.Lx2(2).sub.Lmx1(1)+.sub.LVx1(1))+.sub.Bx1+2k.sub.L(f.sub.x1t.sub.a1f.sub.x2t.sub.a2)2k.sub.Lf.sub.x2.sub.R(20)
Note that equation (20) describes a result that a desired quadrature modulation is performed.
(57) Patent Literature 1 shows that a distance can be obtained by addition of the phases of the reception signals obtained by the distance measurement sequence. In the example of
.sub.BBLSUM(t)=.sub.12-1L+.sub.21-1L+.sub.21-2L+.sub.12-2L(21)
(58) When an interval between the time t.sub.2 and the time t.sub.1 and an interval t.sub.0 between the time t.sub.4 and the time t.sub.3 are defined as
t.sub.0=t.sub.2t.sub.1=t.sub.4t.sub.3(22),
and a time interval from a time at which a first distance measurement signal is transmitted from the device 1A to a time at which a second distance measurement signal is transmitted from the device 2A is set as T, the four-phase addition result of equation (21) is as shown in equation (23) as follows.
.sub.BBLSUM(t)=.sub.BB2L(T12)(t)+.sub.BB2L(T23)(t+t.sub.0)+.sub.BB2L(T23)(t+T)+.sub.BB2L(T34)(t+t.sub.0+T) (23)
(59) Equation (14), equation (17) and equation (20) described above are substituted into equation (23) described above, and thereby equations (24) and (25) as follows are obtained.
.sub.BBLSUM(t)=4k.sub.L(f.sub.x1+f.sub.x2).sub.R+2(.sub.Bx1+.sub.Bx2)+.sub.LSUM(24)
.sub.LSUM=(.sub.Lx1.sub.Lmx2(1)+.sub.LVx2(1))+2(.sub.Lx2(2).sub.Lmx1(1)+.sub.LVx1(1))+(.sub.Lx1(2).sub.Lmx2(2)+.sub.LVx2(2))(25)
(60) When a delay .sub.R is obtained from equation (24) described above, the delay .sub.R corresponding to a distance between devices is what is shown by equation (26) as follows.
.sub.R=(.sub.Bx1+.sub.Bx2)/{2k.sub.L(f.sub.x1+f.sub.x2)}.sub.LSUM/{4k.sub.L(f.sub.x1+f.sub.x2)}+.sub.BBLSUM(t)/{4k.sub.L(f.sub.x1+f.sub.x2)}(26)
(61) A third term of equation (26) described above is the addition result of the four phases, and is obtained by measurement. However, the other terms are difficult to detect. Accordingly, correct distance measurement cannot be performed with four alternations of single wave signals of a low frequency.
(62) In the distance measurement sequence in
(63) Between a time D+t.sub.1 and a time D+t.sub.2, the device 2A receives a single wave signal of a frequency k.sub.Hf.sub.x1 from the device 1A. A phase .sub.BB2H(T12) (t) of a signal S7 received by the device 2A is expressed by equation (27) as follows.
.sub.BB2H(T12)=2k.sub.H(f.sub.x1f.sub.x2)t+(.sub.Hx1.sub.Hmx2(1)+.sub.HVx2(1))+.sub.Bx22k.sub.L(f.sub.x1t.sub.a1f.sub.x2t.sub.a2)2k.sub.Hf.sub.x1.sub.R(27)
Note that .sub.Hx1 is a reference time phase of the signal S2 of the frequency k.sub.Hf.sub.x1 of the device 1A, and .sub.Hmx2(1) is a reference time phase of the signal S5 of a frequency {(k.sub.H+m)n/(n1)}f.sub.x2 of the device 2A, and .sub.HVx2(1) is a reference time phase of the signal S61 at this time.
(64) Between a time D+t.sub.2 and a time D+t.sub.3, the device 1A receives a single wave signal of a frequency k.sub.Hf.sub.x2 from the device 2A. A phase .sub.BB2H(T23)(t) of the signal S12 received by the device 1A is expressed by equation (28) as follows.
.sub.BB2H(T23)=2k.sub.H(f.sub.x2f.sub.x1)t+(.sub.Hx2(2).sub.Hmx1(1)+.sub.HVx1(1))+.sub.Bx1+2k.sub.L(f.sub.x1t.sub.a1f.sub.x2t.sub.a2)2k.sub.Lf.sub.x2.sub.R(28)
Note that .sub.Hx2(2) is a reference time phase of the signal S5 of the frequency k.sub.Hf.sub.x2 of the device 2A, .sub.Hmx1(1) is a reference time phase of the signal S2 of a frequency {(k.sub.H+m)n/(n1)}f.sub.x1 of the device 1A, and .sub.HVx1(1) is a reference time phase of the signal S31 at this time.
(65) Between the time D+t.sub.3 and the time D+t.sub.4, the device 2A receives a single wave signal of a frequency k.sub.Hf.sub.x1 from the device 1A. A phase .sub.BB2H(T34) (t) of a signal S7 received by the device 2A is expressed by equation (29) as follows.
.sub.BB2H(T34)=2k.sub.H(f.sub.x1f.sub.x2)t+(.sub.Hx1(2).sub.Hmx2(2)+.sub.HVx2(2))+.sub.Bx22k.sub.L(f.sub.x1t.sub.a1f.sub.x2t.sub.a2)2k.sub.Hf.sub.x1.sub.R(29)
Note that a phase .sub.Hx1(2) is a reference time phase of the signal S2 of the frequency k.sub.Hf.sub.x1 of the device 1A, .sub.Hmx2(2) is a reference time phase of the signal S5 of the frequency {(k.sub.H+m)n/(n1)}f.sub.x2 of the device 2A, and .sub.HVx2(2) is a reference time phase of the signal S61 at this time.
(66) In the example of
.sub.BBHSUM(t)=.sub.12-1H+.sub.21-1H+.sub.21-2H+.sub.12-2H(30)
(67) When equation (22) and the information on the time T are added to equation (30) described above, equation (31) as follows is obtained.
.sub.BBHSUM(t)=.sub.BB2H(T12)(t)+.sub.BB2H(T23)(t+t.sub.0)+.sub.BB2H(T23)(t+T)+.sub.BB2H(T34)(t+T+t.sub.0) (31)
(68) When equation (31) is transformed by using equation (27), equation (28), and equation (29), equation (32) and equation (33) as follows are obtained.
.sub.BBHSUM(t)=4k.sub.H(f.sub.x1+f.sub.x2).sub.R+2(.sub.Bx1+.sub.Bx2)+.sub.HSUM(32)
.sub.HSUM=(.sub.Hx1.sub.Hmx2(1)+.sub.HVx2(1))+2(.sub.Hx2(2).sub.Hmx1(1)+.sub.HVx1(1))+(.sub.Hx1(2).sub.Hmx2(2)+.sub.HVx2(2))(33)
(69) When the delay .sub.R corresponding to the distance between the devices is made a subject of equation (32), equation (34) as follows is obtained.
.sub.R=(.sub.Bx1+.sub.Bx2)/{2k.sub.H(f.sub.x1+f.sub.x2)}.sub.HSUM/{4k.sub.H(f.sub.x1+f.sub.x2)}+.sub.BBHSUM(t)/{4k.sub.H(f.sub.x1+f.sub.x2)}(34)
(70) A third term of equation (34) is the addition result of the four phases, and can be detected by measurement. However, the other terms are difficult to detect. Accordingly, correct distance measurement cannot be performed with transmission and reception of four alternations by single wave signals of a high frequency.
(71) Next, distance measurement using two waves of a low frequency and a high frequency is considered. In other words, the delay .sub.R is obtained by performing subtraction of equation (23) and equation (31) described above. Equation (35) as follows is obtained by subtraction of equation (23) and equation (31).
.sub.BBLSUM(t).sub.BBHSUM(t)=4(k.sub.Hk.sub.L)(f.sub.x1+f.sub.x2).sub.R+.sub.LSUM.sub.HSUM(35)
(72) From equation (35), the delay .sub.R is obtained by equation (36) as follows.
.sub.R=(.sub.LSUM.sub.HSUM)/4(k.sub.Hk.sub.L)(f.sub.x1+f.sub.x2)+(.sub.BBLSUM(t).sub.BBHSUM(t))/4(k.sub.Hk.sub.L)(f.sub.x1+f.sub.x2)(36)
(73) A second term of equation (36) is a value that is obtained by an operation of the phases of the received single wave signals, that is, a measurement value. However, a first term in equation (36) shows addition and subtraction of the reference time phases of the signals S2 and S5 of the devices 1A and 2A that are expressed by equation (25) and equation (33). The reference time phases of the signals S2 and S5 are as shown in
(74) Note that the above described explanation shows the problem that the distance measurement cannot be accurately performed due to the fluctuations of the initial phases of the output signals of mpl1A and mpl2A that are local oscillators in the distance measuring devices. However, it is conceivable that not only the distance measuring device but also various devices that detect the phases of signals by using local oscillators may not be able to achieve desired functions due to fluctuation in the initial phases of the output signals. The present embodiment is applicable to the various devices that detect the phases of signals by using the local oscillators like this.
(75) (Correction Method of Initial Phase that Fluctuates)
(76) In the present embodiment, it is made possible to achieve a same function as in a case where an initial phase is not changed, in a device using a local oscillator and a frequency divider, by adopting the local oscillator and a phase detector for calculating an output phase of the frequency divider by detecting a phase at a timing based on a frequency as a common factor of a frequency of initial setting and a reset frequency, obtaining a difference between a phase before frequency resetting and a phase after frequency resetting, which are detected by the phase detector, obtaining a fluctuation amount of the phase by an phase change and a frequency change, and correcting the phase according to the obtained fluctuation amount.
(77) (Distance Measuring Device)
(78) In
(79) In
(80) In other words, a main point where the devices 1 and 2 respectively differ from the devices 1A and 2A in
(81) An LO signal similar to the LO signal of mpl1A or mpl2A can be generated by each of mpl1 and mpl2. Accordingly, in the present embodiment, the distance measurement sequence illustrated in
(82) First, with reference to a graph in
(83) As described above, the devices 1 and 2 perform initial settings of transmission frequencies by the time t.sub.1 in
(84) Phase differences .sub.LTT1 and .sub.LTR1 in
.sub.Lx1(2)=.sub.Lx1+.sub.LTT1(37)
.sub.Lmx1(1)=.sub.Lx1+.sub.LTR1(38)
.sub.LVx1(1)=.sub.Lmx1(1)/n=(.sub.Lx1+.sub.LTR1)/n(38a)
Further, phase differences .sub.LTT2, .sub.LRR2, and .sub.LTR2 are phase differences concerning the device 2. The phase difference .sub.LTT2 is a difference between the reference time phase .sub.Lx2(2) from the time t.sub.2 to the time t.sub.3 and the reference time phase .sub.Lx2 before the time t.sub.1 in the signal S5. The phase difference .sub.LRR2 is a difference between the reference time phase .sub.Lmx2(2) from the time t.sub.3 to the time t.sub.4 and the reference time phase .sub.Lmx2(1) from the time t.sub.1 to the time t.sub.2 in the signal S5. The phase difference .sub.LTR2 is a difference between the reference time phase .sub.Lmx2(1) from the time t.sub.1 to the time t.sub.2 and the reference time phase .sub.Lx2 before the time t.sub.1 in the signal S5. In addition, .sub.Lvx2(1) not illustrated is a reference time phase of the signal S61 obtained by multiplying the signal S5 between the time t.sub.1 and the time t.sub.2 by (1/n), and .sub.LVx2(2) is a reference time phase of the signal S61 obtained by multiplying the signal S5 between the time t.sub.3 and the time t.sub.4 by (1/n). Relationships among these variables can be respectively expressed by equation (39) to equation (41a) as follows.
.sub.Lx2(2)=.sub.Lx2+.sub.LTT2(39)
.sub.Lmx2(1)=.sub.Lx2+.sub.LTR2(40)
.sub.Lvx2(1)=.sub.Lmx2(1)/n=(.sub.Lx2+.sub.LTR2)/n(40a)
.sub.Lmx2(2)=.sub.Lmx2(1)+.sub.LRR2=.sub.Lx2+.sub.LRT2+.sub.LRR2(41)
.sub.Lvx2(2)=.sub.Lmx2(2)/n=(.sub.Lx2+.sub.LTR2+.sub.LRR2)/n(41a)
(85) As will be described later, of the phase differences, .sub.LTT1, .sub.LTT2, and .sub.LRR2 can be directly measured by mpl1 and mpl2. On the other hand, .sub.LTR1 in equation (38) and .sub.LTR2 in equation (40) cannot be directly measured. Therefore, in the present embodiment, mpl1 and mpl2 obtain .sub.LTR1 and .sub.LTR2 by measuring the phase differences relating to .sub.LTR1 and .sub.LTR2 as will be described later.
(86) Here, in order to show a concept of a reference time phase measurement method, .sub.LTR1 and .sub.LTR2 will be described as measurable.
(87) When equation (37) to equation (41) described above are substituted into .sub.LSUM in equation (25) described above, .sub.LSUM in equation (36) described above is given by equation (42) as follows.
.sub.LSUM=(2.sub.LTR1+2.sub.LTR2+.sub.LRR2)(n1)/n+.sub.LTT1+2.sub.LTT2+2(.sub.Lx1+.sub.Lx2)/n(42)
(88) Next, .sub.HSUM in the high frequency shown in equation (33) is obtained.
(89) A graph in
(90) As indicated by a thick line characteristic C3, the reference time phase of the signal S2 from mpl1 of the device 1 changes to the reference time phase .sub.Hx1 before the time t.sub.2, the reference time phase .sub.Hmx1(1) from the time t.sub.2 to the time t.sub.3, and the reference time phase .sub.Hx1(2) from the time t.sub.3 to the time t.sub.4. The reference time phase of the signal S5 from mpl2 of the device 2 changes to the reference time phase .sub.Hx2 before the time t.sub.1, the reference time phase .sub.Hmx2(1) from the time t.sub.1 to the time t.sub.2, the reference time phase .sub.Hx2(2) from the time t.sub.2 to the time t.sub.3, and the reference time phase .sub.Hmx2(2) from the time t.sub.3 to the time t.sub.4.
(91) Phase differences .sub.HTT1 and .sub.HTR1 are phase differences concerning the device 1. The phase difference .sub.HTT1 is a difference between the reference time phase .sub.Hx1(2) from the time t.sub.3 to the time t.sub.4 and the reference time phase .sub.Hx1 before the time t.sub.2 in the signal S2. The phase difference .sub.HTR1 is a difference between the reference time phase .sub.Hmx1(1) from the time t.sub.2 to the time t.sub.3 and the reference time phase .sub.Hx1 before the time t.sub.2 in the signal S2. In addition, .sub.HVx1(1) not illustrated is a reference time phase of the signal S31 obtained by multiplying the signal S2 at this time by (1/n). Relationships among these variables are respectively expressed by equation (43), equation (44), and equation (44a).
.sub.Hx1(2)=.sub.Hx1+.sub.HTT1(43)
.sub.Hmx1(1)=.sub.Hx1+.sub.HTR1(44)
.sub.HVx1(1)=.sub.Hmx1(1)/n=(.sub.Hx1+.sub.HTR1)/n(44a)
(92) Similarly, phase differences .sub.HTT2, .sub.HRR2, and .sub.HTR2 are phase differences concerning the device 2. The phase difference .sub.HTT2 is a difference between the reference time phase .sub.Hx2(2) from the time t.sub.2 to the time t.sub.3 and the reference time phase .sub.Hx2 before the time t.sub.1 in the signal S5. The phase difference .sub.HRR2 is a difference between the reference time phase .sub.Hmx2(2) from the time t.sub.3 to the time t.sub.4 and the reference time phase .sub.Hmx2(1) from the time t.sub.1 to the time t.sub.2 in the signal S5. The phase difference .sub.HTR2 is a difference between the reference time phase .sub.Hmx2(1) from the time t.sub.1 to the time t.sub.2 and the reference time phase .sub.Hx2 before the time t.sub.1 in the signal S5. In addition, .sub.HVx2(1) not illustrated is a reference time phase of the signal S61 obtained by multiplying the signal S5 between the time t.sub.1 and the time t.sub.2 by (1/n), and .sub.HVx2(2) is a reference time phase of the signal S61 obtained by multiplying the signal S5 between the time t.sub.3 and the time t.sub.4 by (1/n). Relationships among these variables can be respectively expressed by equation (45) to equation (47a) as follows.
.sub.Hx2(2)=.sub.Hx2+.sub.HTT2(45)
.sub.Hmx2=.sub.Hx2+.sub.HTR2(46)
.sub.HVx2(1)=.sub.Hmx2(1)/n=(.sub.Hx2+.sub.HTR2)/n(46a)
.sub.Hmx2(2)=.sub.Hmx2(1)+.sub.HRR2=.sub.Hx2+.sub.HTR2+.sub.HRR2(47)
.sub.HVx2(2)=.sub.Hmx2(2)/n=(.sub.Hx2+.sub.HTR2+.sub.HRR2)/n(47a)
Further, a difference between .sub.Lx1 and .sub.Hx1 and a difference between .sub.Lx2 and .sub.Hx2 are respectively defined as .sub.LHx1 and .sub.LHx2 and expressed by expressions as follows.
.sub.Hx1=.sub.Lx1+.sub.LHx1(47b)
.sub.Hx2=.sub.Lx2+.sub.LHx2(47c)
(93) As in the case of the low frequency, of the above phase differences, .sub.HTT1, .sub.HTT2, and .sub.HRR2 can be directly measured by mpl1 and mpl2. On the other hand, .sub.HTR1 in equation (44) and .sub.HTR2 in equation (46) cannot be directly measured. Therefore, in the present embodiment, mpl1 and mpl2 obtain .sub.HTR1 and .sub.HTR2 by measuring the phase differences relating to .sub.HTR1 and .sub.HTR2 as will be described later. Further, a method of calculating .sub.LHx1 and .sub.LHx2 will be described later.
(94) Here, in order to show a concept of a reference time phase measurement method, .sub.HTR1, .sub.HTR2, .sub.LHx1, and .sub.LHx2 are will be described as measurable.
(95) When equation (43) to equation (47c) described above are substituted into .sub.HSUM in equation (25) described above, .sub.HSUM in equation (36) described above is given by equation (48) as follows.
.sub.HSUM=(2.sub.HTR1+2.sub.HTR2+.sub.HRR2)(n1)/n+.sub.HTT1+2.sub.HTT2+2(.sub.LHx1+.sub.LHx2)/n+2(.sub.Lx1+.sub.Lx2)/n(48)
(96) As above, the term of 2(.sub.Lx1+.sub.Lx2)/n is cancelled by equation (42) and equation (48) described above when the first term in equation (36) described above is calculated, and thus it is possible to obtain the first term in equation (36).
(97) In thick line characteristics C1 to C4 in
(98) In the present embodiment, the four kinds of phase differences or information for obtaining the four kinds of phase differences are obtained by mpl1 and mpl2. in
(99) (Specific Configuration)
(100)
(101) A frequency multiplier mpl20 and a phase detector phsdet2 configure mpl2. The frequency multiplier mpl20 has a same function as the function of mpl2A in
(102) The signal S5 is given to RFMIX2 as an LO signal in the reception section of the distance measurement, and is transmitted as the single wave signal in the transmission section of the distance measurement. The frequency multiplier mpl20 can also output information on a phase of the signal S5 to the phase detector phsdet2.
(103) The information on the phase of the signal S5 and the signal S4 that is the oscillation output of OSC2 are inputted to the phase detector phsdet2.
(104) The phase detector phsdet2 acquires, based on the inputted information, information for obtaining the above-described 43 kinds of phase differences at a timing specified by the control device CN2 of the operation device CA2, and outputs the acquired information (S15) to the operation device CA2.
(105) The operation device CA2 is configured by a phase calculator phscalc2, a functional unit dcalc2 and a control device CN2. The control device CN2 controls operations of the phase calculator phscalc2 and the functional unit dcalc2 that configure a correction circuit, and controls mpl2 and div2. The control device CN2 is capable of frequency control, timing control and the like concerning distance measurement in the device 2, and can also set the aforementioned frequency control data, for example.
(106) The phase calculator phscalc2 obtains .sub.LSUM and .sub.HSUM of equation (36) described above to output .sub.LSUM and .sub.HSUM to the functional unit dcalc2, by using the output of the phase detector phsdet2. The operation device CA2 is also given a signal S9 from IFMIX22, and the functional unit dcalc2 obtains the delay .sub.R by an operation of equation (36) described above from the output of the phase calculator phscalc2 and the signal S9, and further calculates the distance R.
(107)
(108) A frequency multiplier mpl20 includes a circuit part of a frequency multiplier of an ordinary configuration including an ADPLL (all digital phase-locked loop) including a digitally controlled oscillator (DCO). The digitally controlled oscillator DCO generates an oscillation output of an oscillation frequency corresponding to an inputted digital value and outputs the oscillation output. As will be described later, at a time of lock of the ADPLL, the digitally controlled oscillator DCO generates an oscillation output of a frequency that is a rational multiple of a frequency of the reference clock that is generated by the reference oscillator 10. Note that the reference oscillator 10 corresponds to OSC2 in
(109) The oscillation output of the digitally controlled oscillator DCO is outputted as the signal S and supplied to a counter 11. The counter 11 counts the oscillation output of the digitally controlled oscillator DCO, and a count value of the counter 11 is outputted to a subtractor 12. The counter 11 counts a number of waves (number of pulses) of the oscillation output of the digitally controlled oscillator DCO. A count value of the counter 11 in one period of the reference clock indicates how many integer multiples of the reference clock, for example, the oscillation output of the digitally controlled oscillator DCO is.
(110) The oscillation output of the digitally controlled oscillator DCO is also supplied to TDC13. TDC13 may be configured by a plurality of delay elements of a delay time sufficiently shorter than the period of the oscillation output. TDC13 is also given the reference clock, and TDC13 obtains a delay time (corresponding to a phase difference) between the oscillation output of the digitally controlled oscillator DCO and the reference clock, and outputs the delay time to a normalization circuit 14. The normalization circuit 14 normalizes the output of TDC13 with one period of the reference clock as 1. In other words, an output of the normalization circuit 14 indicates that how many decimal multiples of the reference clock period the output (delay time) of TDC13 is, and indicates the phase difference between the output of the digitally controlled oscillator DCO and the reference clock. The output of the normalization circuit 14 is supplied to the subtractor 12.
(111) An integrator () 15 is given frequency control data and the reference clock. The frequency control data indicates a multiplication number of a rational number to the reference clock, which is a value of a ratio of a desired oscillation output frequency of the digitally controlled oscillator DCO and a reference clock frequency. The integrator 15 integrates the frequency control data at each reference clock, and outputs an integration result to the subtractor 12.
(112) An output of the counter 11 is an integration result of an integer multiplication number of the frequency of the output of the digitally controlled oscillator DCO to the reference clock, and the output of the normalization circuit 14 is a decimal multiplication number of the frequency of the output of the digitally controlled oscillator DCO to the reference clock. The outputs of the counter 11 and the normalization circuit 14 each indicates a multiplication number of a rational number of the frequency of the output of the digitally controlled oscillator DCO that is oscillating to the reference clock. In other words, the outputs of the counter 11 and the normalization circuit 14 each indicates a present phase of the output of the digitally controlled oscillator DCO with the reference clock as a reference.
(113) The subtractor 12 obtains a phase error by subtracting the outputs of the counter 11 and the normalization circuit 14 from an output of the integrator 15. The subtractor 12 gives the obtained phase error to the digitally controlled oscillator DCO via a loop filter 16 and a normalization circuit 17. Thereby, the oscillation output of the digitally controlled oscillator DCO changes in frequency so that an output of the subtractor 12 becomes zero. Note that the loop filter 16 operates at reference clock periods, and the normalization circuit 17 normalizes an output of the loop filter 16 to information suitable for frequency control of the digitally controlled oscillator DCO and gives the information to the digitally controlled oscillator DCO. In this way, at a time of lock of the ADPLL, an oscillation output of a frequency of a rational number multiple based on the frequency control data of the reference clock is obtained from the digitally controlled oscillator DCO.
(114) As described above, the outputs of the counter 11 and the normalization circuit 14 each indicates the present phase of the output of the digitally controlled oscillator DCO with the reference clock as a reference, and when a phase difference of an integer multiple of 2 (360 degrees) as the output of the counter 11 is neglected, the output of the normalization circuit 14 indicating a decimal multiplication number indicates a present phase of the output of the digitally controlled oscillator DCO with the reference clock as the reference. At the time of lock, the output of the subtractor 12 becomes zero, so that the output of the integrator 15 also indicates a present phase of the output of the digitally controlled oscillator DCO with the reference clock as the reference.
(115) The oscillation output of the digitally controlled oscillator DCO is also supplied to a frequency divider 18. The frequency divider 18 corresponds to div21 in
(116) Specifically, at lock, a value obtained by dividing, by n, a sum of a remainder of division of an output of an integer multiplication number corresponding to a phase difference of an integral multiple of 2 in the output of the integrator 15 by n and a decimal multiplication number indicates the current phase of the output of the frequency divider 18 with respect to the reference clock. For example, when the counter 11 and the integrator 15 operate in binary numbers and n is eight, the phase of the output signal of the frequency divider 18 corresponds to three lowermost bits of the counter 11, and a value obtained by dividing, by eight, a sum of three lowermost bits of an integer multiplication number part and a decimal multiplication number part in the output of the integrator 15 matches the current phase of the output of the frequency divider 18 with respect to the reference clock.
(117) In the present embodiment, a sum of the integer multiplication number (at least three lowermost bits for n=8) corresponding to the phase difference of an integral multiple of 2 and the decimal multiplication number in the output of the integrator 15 is output to a hold circuit 30 as the current phase of the output of the digitally controlled oscillator DCO or the current phase of the output of the frequency divider 18 with respect to the reference clock.
(118) The phase detector phsdet2 in
(119) The timing signal th given by the timing generation circuit 40 will be explained. A common multiple extended to a real number is defined as follows. When M non-zero integers q.sub.i that satisfy r.sub.iq.sub.i=c exist for M real numbers r.sub.i (i is 1 to M), a real number c is referred to as a common multiple of the real numbers r.sub.i. The timing signal th is a signal indicating all timings or one or more timings of the all timings of a period equal to common multiples of the periods of all signals needed for the reference clock, the output of the digitally controlled oscillator DCO, and the output of the frequency divider 18. Further, when the frequency of the reference clock is set as f.sub.1, frequencies of all signals needed for the frequency of the reference clock, the output of the digitally controlled oscillator DCO, and the output of the frequency divider 18 are set as f.sub.i, and the non-zero integer q.sub.i, that gives the common multiple c described above is used, it is clear that equation (49) holds since frequency is reciprocal of period.
q.sub.1/f.sub.1=q.sub.i/f.sub.i(49)
Equation (49) can be rewritten as follows.
f.sub.i/f.sub.1q.sub.1=q.sub.i(50)
Since q.sub.i is an integer, multiplication of a value obtained by normalizing an output frequency of the digitally controlled oscillator DCO and an output frequency of the frequency divider 18 (f.sub.i) by the frequency (f.sub.1) of the reference clock, by the non-zero integer q.sub.1 that gives the common multiple c described above results in an integer for any f.sub.i. Thus, the integer q.sub.1 may be determined based on a frequency relationship.
(120) In the present embodiment, the timing signal th is generated through frequency division of the reference clock. A predetermined frequency division number is p, and the timing signal th is a signal of an interval that is p times longer than the reference clock period, or is a signal obtained by thinning the signal of the interval that is p times longer than the reference clock period. In this case, p is determined so that a period of a signal obtained through p frequency division of the reference clock is equal to a common multiple of a period of the output signal of the digitally controlled oscillator DCO and a period of the output signal of the frequency divider 18. For explanation of a specific p determination method, equation (4), equation (6), equation (6a), equation (9), equation (10), and equation (10a) are listed below again.
.sub.tx2=2k.sub.Lf.sub.x2t+.sub.Lx2(4)
.sub.tx2=2{(k.sub.L+m)n/(n1)}f.sub.x2t+.sub.Lmx2(1)(6)
.sub.v2=2{(k.sub.L+m)/(n1)}f.sub.x2t+.sub.Lvx2(1)(6a)
.sub.tx2=2k.sub.Lf.sub.x2t+.sub.Lx2(2)(9)
.sub.tx2=2{(k.sub.L+m)n/(n1)}f.sub.x2t+.sub.Lmx2(2)(10)
.sub.v2=2{(k.sub.L+m)/(n1)}f.sub.x2t+.sub.LVx2(2)(10a)
Since k.sub.L is changed to k.sub.H only in a case of the high frequency, the following explanation is performed with k in place of k.sub.L. It can be understood from these equations that, for one k, three frequencies of kf.sub.x2, {(k+m)n/(n1)}f.sub.x2, and {(k+m)/(n1)}f.sub.x2 are needed for the digitally controlled oscillator DCO and the output of the frequency divider 18. Since the frequency of the reference clock of the device 2 is f.sub.x2, it suffices to determine p with which kp, {(k+m)n/(n1)}p, and {(k+m)/(n1)}p are integers. In this case, the timing signal th is a signal of a period equal to a common multiple of the periods of all signals needed for the output of the digitally controlled oscillator DCO and the output of the frequency divider 18. When there are k in plurality, the number of needed frequencies increases accordingly.
(121) Explanation is performed on a specific calculation example when p is a natural number. For example, when n is eight, f.sub.x2 is 32 MHz, mf.sub.x2 is 5 MHz, and kf.sub.x2 is 2411 or 2417 MHz, the following is obtained.
{(k+m)n/(n1)}f.sub.x2=19328/7 or 19336/7
{(k+m)/(n1)}f.sub.x2=2416/7 or 2422/7
Thus, it suffices to determine p with which 2411/32p, 2417/32p, 19328/7/32p, 19336/7/32p, 2416/7/32p, and 2422/7/32p are all integers. For p=224, the respective values are integers of 16877, 16919, 19328, 19336, 2416, and 2422 and have a least common multiple of one. Accordingly, p needs to be an integer multiple of 224 and has a minimum value of 224.
(122) A signal obtained through p frequency division of the reference clock is set as th, and three rising time periods of th are set as t.sub.a, t.sub.b, and t.sub.c, respectively.
(123)
(124) The hold circuit 30 holds the output phase of the integrator 15 at the rising time period of the signal th given by the timing generation circuit 40. Thus, an output of the hold circuit 30 is phase information that can be used for comparison of phases at different times. Influence of fluctuation of the reference time phase can be removed by using the output of the hold circuit 30 as described later. In a case of application to a distance measuring device, the output of the hold circuit 30 is supplied to the memory 51, which is a part of the phase calculator phscalc2, as phase information S15 for acquiring first to fourth phases described above.
(125) The timing generation circuit 40 is given the reference clock and generates the predetermined timing signal th to output the timing signal th to the hold circuit 30, with the reference clock as a reference.
(126)
(127) The phase information stored in the memory 51 is supplied to the calculation circuit 52, and .sub.LSUM and .sub.HSUM described above are calculated based on control by the control circuit 50. A result of the calculation is outputted from the calculation circuit 52 as phase information S16.
(128) As described later, the calculation circuit 52 can obtain the first to the fourth phase differences described above by performing subtraction between a plurality of pieces of phase information given by the memory 51. For example, it is clear that .sub.LTT2 in
(129)
(130) Next, an operation of the embodiment that is configured in this way will be described with reference to the graphs in
(131) It is assumed that an initial setting of mpl20 is performed at the time of the initial setting of the transmission frequency before the time t.sub.1. Accordingly, the output phase .sub.2 of the integrator 15 indicating a phase .sub.tx2 of the output of mpl20 is equivalent to a right side of equation (4) described above, and is expressed by a thick line characteristic C2 in
(132) Further, for explanation, a duration before the time t.sub.1 is referred to as a duration T1, a duration between the time t.sub.1 and the time t.sub.2 is referred to as a duration T12, a duration between the time t.sub.2 and the time t.sub.3 is referred to as a duration T23, and a duration between the time t.sub.3 and the time t.sub.4 is referred to as a duration T34. In addition, a phase acquired in the memory 51 of the device 2 is referred to as an acquisition phase at the device 2, and a phase acquired in a memory corresponding to the memory 51 of the device 1 not illustrated is referred to as an acquisition phase at the device 1.
(133) (Calculation of First Phase Difference)
(134) As described above, the phase differences .sub.LTT1, .sub.LTT2, .sub.HTT1, and .sub.HTT2 are phase differences between RF signals in two transmission sections sandwiching a reception section in each of the devices 1 and 2, and are referred to as the first phase difference. As it is clear from
(135) .sub.LTT1 is a difference of the acquisition phase at the device 1 between duration 34 and duration 1 at low frequency.
(136) .sub.LTT2 is a difference of the acquisition phase at the device 2 between duration 23 and duration 1 at low frequency.
(137) .sub.HTT1 is a difference of the acquisition phase at the device 1 between duration 34 and duration 1 at high frequency.
(138) .sub.HTT2 is a difference of the acquisition phase at the device 2 between duration 23 and duration 1 at high frequency.
(139) (Calculation of Second Phase Difference)
(140) As described above, the phase differences .sub.LRR2 and .sub.HRR2 are phase differences between RF signals in two reception sections sandwiching a transmission section, and are referred to as the second phase difference. As it is clear from
(141) .sub.LRR2 is a difference of the acquisition phase at the device 2 between duration 34 and duration 12 at low frequency.
(142) .sub.HRR2 is a difference of the acquisition phase at the device 2 between duration 34 and duration 12 at high frequency.
(143) (Calculation of Third Phase Difference)
(144) As described above, the phase differences .sub.LTR1, .sub.LTR2, .sub.HTR1, and .sub.HTR2 are phase differences between RF signals in continuous transmission and reception sections, and are referred to as the third phase difference. As it is clear from
(145) .sub.LTR1 is a difference of the acquisition phase at the device 1 between duration 23 and duration 1 at low frequency.
(146) .sub.LTR2 is a difference of the acquisition phase at the device 2 between duration 12 and duration 1 at low frequency.
(147) .sub.HTR1 is a difference of the acquisition phase at the device 1 between duration 23 and duration 1 at high frequency.
(148) .sub.HTR2 is a difference of the acquisition phase at the device 2 between duration 12 and duration 1 at high frequency.
(149) (Calculation of Fourth Phase Difference)
(150) As described above, .sub.LHx1 and .sub.LHx2 are phase differences between RF signals in the first transmission section at low frequency and high frequency, and are referred to as the fourth phase difference. As it is clear from explanation so far, these phase differences can be obtained from phase differences of the acquisition phase at the device 1 or the acquisition phase at the device 2 in durations described below.
(151) .sub.LHx1 is a difference of the acquisition phase at the device 1 between duration 1 at high frequency and duration 1 at low frequency.
(152) .sub.LHx2 is a difference of the acquisition phase at the device 2 between duration 1 at high frequency and duration 1 at low frequency.
(153) In this manner, the first to the fourth phase differences, which are reference time phase differences, can be obtained by the phase calculator phscalc2 illustrated in
(154) (Distance Measurement Calculation)
(155) The .sub.LSUM in equation (36) described above can be calculated by using the first to the fourth phase differences as shown in equation (42) described above. Likewise, the .sub.HSUM in equation (36) described above can also be calculated by using the first to the fourth phase differences as shown in equation (48) described above. In other words, .sub.LSUM and .sub.HSUM are obtained as values corrected by the fluctuation amount of the reference time phase. The phase calculator phscalc2 outputs .sub.LSUM and .sub.HSUM that are calculated to the functional unit dcalc2. The functional unit dcalc2 obtains the delay .sub.R by the operation of equation (36) described above from the output of the phase calculator phscalc2 and the signal S9, and further calculates a distance R.
(156) In this way, in the present embodiment, it is possible to achieve the similar function to the function in the case of not changing the reference time phase, by adopting a phase detector configured to acquire and output, at a predetermined timing, an output of a phase integrator included in the all digital phase-locked loop, obtaining a difference between a plurality of phases obtained by an output of the phase detector to obtain the fluctuation amount of the reference time phase, and correcting the phase according to the obtained fluctuation amount.
(157) For example, when the present invention is applied to a distance measuring device that performs transmission and reception of single wave signals between devices and performs distance measurement from a reception phase, and is a distance measuring device using a direct modulation method for a transmission unit and using a sliding IF method for a reception unit, a fluctuation amount of a reference time phase following a frequency change in a distance measurement sequence can be detected and corrected, and therefore accurate distance measurement is possible from phase information.
(158) Note that the present invention is not limited to the above described embodiment, and can be modified variously in the range without departing from the gist of the present invention in the implementation stage, since the gist of the present invention is such that the fluctuation amount of the reference time phase is calculated for each device and phase correction is performed for each device. For example, in the above explanation, the device 1 and the device 2 are explained as receivers of a same configuration with reference to
(159) While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel devices and methods described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modification as would fall within the scope and spirit of the inventions.