METHOD AND STRUCTURE FOR MULTI-CELL DEVICES WITHOUT PHYSICAL ISOLATION
20170338362 ยท 2017-11-23
Assignee
Inventors
- Eric Brown (Cambridge, MA, US)
- Andrew Walsh (Wayland, MA, US)
- Jose Borrego (Boston, MA, US)
- Paul Greiff (Wayland, MA, US)
Cpc classification
H10F19/31
ELECTRICITY
H10F77/219
ELECTRICITY
Y02E10/547
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
H10F10/146
ELECTRICITY
Y02E10/544
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
International classification
H01L31/0475
ELECTRICITY
H01L31/046
ELECTRICITY
Abstract
The present invention relates to multi-cell devices fabricated on a common substrate that are more desirable than single cell devices, particularly in photovoltaic applications. Multi-cell devices operate with lower currents, higher output voltages, and lower internal power losses. Prior art multi-cell devices use physical isolation to achieve electrical isolation between cells. In order to fabricate a multicell device on a common substrate, the individual cells must be electrically isolated from one another. In the prior art, isolation generally required creating a physical dielectric barrier between the cells, which adds complexity and cost to the fabrication process. The disclosed invention achieves electrical isolation without physical isolation by proper orientation of interdigitated junctions such that the diffusion fields present in the interdigitated region essentially prevent the formation of a significant parasitic current which would be in opposition to the output of the device.
Claims
1-19. (canceled)
20. A multi-cell device providing electrical isolation of cells, comprising: a monolithic substrate; ohmic contacts on the substrate for external connection so that a multi-cell current flows between the ohmic contacts; a plurality of cells fabricated adjacently on the substrate, each cell of the plurality of cells includes a P-N junction creating a diffusion field between P-type material and N-type material, wherein the P-type material and the N-type material are interdigitated; and a bus structure on the substrate to carry the multi-cell current flow, the bus structure extending from a first side of one of the plurality of cells to an adjacent side of another of the plurality of cells, wherein the P-N junction of each cell is oriented such that the diffusion field within each P-N junction is in a perpendicular orientation to the multi-cell current flow resulting in electrical isolation between the cells.
21. The device of claim 20 wherein the P-type material and the N-type material are rectangular and a spacing between a P+ region and a N+ region of the P-N junction of each of the plurality of cells is less than a length of each of the plurality of cells and formed so that the diffusion field is strong enough to impact majority carriers.
22. The device of claim 20 wherein the P-N junctions of the plurality of cells are connected in parallel.
23. The device of claim 20 wherein a spacing between a P+ region and a N+ region of the P-N junction of each of the plurality of cells is less than a width of each of the plurality of cells.
24. The device of claim 20 wherein a length of each P-N junction of the cells is greater than 10 times a spacing between a P+ region and a N+ region of the respective cell.
25. The device of claim 20 where the substrate is selected from the group consisting of a homogeneous bulk semiconductor material, a substrate with an epitaxial layer, and a semi-insulating material with a thin epitaxial layer.
26. The device of claim 20 wherein the multi-cell device is a photovoltaic device.
27. A multi-cell device providing electrical isolation of cells, comprising: ohmic contacts for two external connections on the multi-cell device having an electrical potential, an electric field in a substrate, and a current flow between the two external connections; and a plurality of cells fabricated on the substrate, the cells being spaced apart from one another and interconnected by a respective bus extending between sides of adjacent cells, each cell of the plurality of cells having a diffusion field resulting from a presence of photogenerated or bias generated carriers, and each cell itself is configured and oriented to provide electrical isolation from the other cells wherein the diffusion field is perpendicular to a multi-cell current flow, a parasitic current flow and the electric field in the substrate between the two external connections, wherein: a spacing between a P+ region and a N+ region of each of the plurality of cells is less than a length of the respective cell and formed so that the diffusion field is strong enough to prevent majority carrier generation; a region of the substrate directly between each of two adjacent cells and beneath the bus consists of material that is a same composition as material of substrate regions having the plurality of cells disposed thereon; and the region of the substrate directly between each of two adjacent cells and beneath the bus does not have physical isolation.
28. The device of claim 27 wherein an orientation of each of the plurality of cells relative to the direction of the electric field in the substrate provides electrical isolation for each of the plurality of cells.
29. The device of claim 27 wherein a spacing between the P+ region and the N+ region of each of the plurality of cells is less than a width of the respective cell.
30. The device of claim 27 wherein a length of each cell of the plurality of cells is greater than 10 times a spacing between the P+ region and the N+ region of the cell.
31. A semiconductor device comprising: a substrate; a first bus bar on the substrate, the first bus bar extending along a first axis; a first cell on the substrate directly connected to a first side of the first bus bar; and a second cell on the substrate directly connected to a second side of the first bus bar so that the first bus bar extends from the first cell to the second cell, wherein each cell has a plurality of elongated continuous P-type regions interdigitated with a plurality of elongated continuous N-type regions along a second axis that is perpendicular to the first axis, the P-type and N-type regions having a small separation distance to form a plurality of P-N junctions that generate a high diffusion field along the second axis to provide electrical isolation of the first and second cells and prevent majority carrier generation, and wherein the region of the substrate directly between the first and second cells and beneath the first bus bar does not have a physical isolation structure.
32. The semiconductor device of claim 31, further comprising: a second bus bar connected to the first cell and a third bus bar connected to the second cell and wherein a region of the substrate directly between the cells and beneath the bus barz consists of material that is a same composition as material of substrate regions having the first and second cells disposed thereon.
33. The semiconductor device of claim 32, further comprising a third cell on the substrate connected to the third bus bar, wherein the third cell has a plurality of P-type regions interdigitated with a plurality of N-type regions to form a plurality of P-N junctions oriented and configured to provide electrical isolation of the third cell.
33. The semiconductor device of claim 32, further comprising a first ohmic contact connected to the second bus bar and a second ohmic contact connected to the third bus bar for providing external connection with a current flow between the first and second ohmic contacts.
Description
BRIEF DESCRIPTION OF THE DRAWINGS
[0010] These and other features, aspects and advantages of the present invention will become better understood with regard to the following description, appended claims, and accompanying drawings wherein:
[0011]
[0012]
[0013]
[0014]
[0015]
[0016]
[0017]
DETAILED DESCRIPTION
[0018] Turning to
[0019]
[0020] Turning to
[0021] Turning to
[0022] Turning to
[0023] The illustration of the invention, as provided herein, is based primarily on the operation of a photovoltaic device, however, the invention is not restricted to photovoltaic devices and applies equally well to a forward biased string of diodes used for any purpose.
[0024] The effectiveness of the configuration employed, as in
[0025] In the course of trying to improve the output current of a multi-cell device on a bulk substrate without physical isolation, a number of cell layouts were experimentally tested. Superior results were obtained for the layout as depicted in