PMOS-output LDO with full spectrum PSR

Abstract

A PMOS-output LDO with full spectrum PSR is disclosed. In one implementation, a LDO includes a pass transistor (M.sub.O) having a source coupled to an input voltage (Vin); a noise cancelling transistor (M.sub.D) having a source coupled to the Vin, a gate coupled to a drain and a gate of the pass transistor; a source follower transistor (M.sub.SF) having a source coupled to a drain of the pass transistor, a drain coupled to the drain and gate of the noise cancelling transistor; a current sink coupled between the drain of the source follower transistor and ground; and an error amplifier having an output to drive the gate of the source follower transistor.

Claims

1. A low dropout (LDO) regulator circuit, comprising: a pass transistor having a source, a drain, and a gate, the source of the pass transistor configured to receive an input voltage (Vin), and the drain of the pass transistor configured to provide an output voltage of the LDO regulator circuit; a source follower transistor having a source, a drain, and a gate, the source of the source follower transistor coupled to the drain of the pass transistor; a noise canceling transistor coupled between the drain of the source follower transistor and the gate of the pass transistor, wherein at least one of a plurality of terminals of the noise canceling transistor is directly coupled to the drain of the source follower transistor; a current sink circuit coupled between the drain of the source follower transistor and ground; and an error amplifier having an output, a positive input terminal, and a negative input terminal, the output coupled to the gate of the source follower transistor, the positive input terminal configured to receive a reference voltage (Vref).

2. The LDO regulator circuit of claim 1, further comprising: a resistor network to provide a divided voltage to the negative input terminal of the error amplifier, wherein there is at least one transistor coupled between the output of the error amplifier and an input terminal of the resistor network.

3. The LDO regulator circuit of claim 2, wherein the resistor network comprises: a feedback resistor coupled between the at least one transistor and the negative input terminal of the error amplifier; and a resistor coupled between the ground and the negative input terminal of the error amplifier.

4. The LDO regulator circuit of claim 3, wherein the source follower transistor, the feedback resistor, and the error amplifier are configured into a first loop.

5. The LDO regulator circuit of claim 1, wherein the pass transistor, the noise canceling transistor, and the source follower transistor are configured into a second loop.

6. The LDO regulator circuit of claim 1, wherein the error amplifier comprises a pair of p-type transistors configured as a current mirror, and sources of the pair of p-type transistors are configured to receive the Vin.

7. The LDO regulator circuit of claim 6, wherein the error amplifier further comprises a first n-type transistor configured as the positive input terminal and a second n-type transistor configured as the negative input terminal.

8. The LDO regulator circuit of claim 7, further comprises a bias current source coupled between the ground and the first and second n-type transistors.

9. The LDO regulator circuit of claim 8, wherein the first n-type transistor has a gate, a source, and a drain, the source coupled to the bias current source, the drain coupled to a drain of a first one of the pair of p-type transistors, and the gate configured to be the positive input terminal of the error amplifier.

10. The LDO regulator circuit of claim 9, wherein the second n-type transistor has a gate, a source, and a drain, the source coupled to the bias current source, the drain coupled to a drain of a second one of the pair of p-type transistors, and the gate configured to be the negative input terminal of the error amplifier.

11. The LDO regulator circuit of claim 10, further comprising a compensation capacitor coupled between the drain of the second n-type transistor and the ground.

12. The LDO regulator circuit of claim 11, wherein the compensation capacitor has a capacitance of about 100 fF.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) FIG. 1 shows a conventional n-type output LDO 100.

(2) FIG. 2 shows a conventional p-type output LDO 200.

(3) FIG. 3 shows one implementation of a p-type output LDO 300.

(4) FIG. 4A shows a loop phase plot of LDO 300 in one study of the slow loop of LDO 300.

(5) FIG. 4B shows a loop gain plot of LDO 300 in one study of the slow loop of LDO 300.

(6) FIG. 4C shows another loop phase plot of LDO 300 in one study of the fast loop of LDO 300.

(7) FIG. 4D shows another loop gain plot of LDO 300 in one study of the fast loop of LDO 300.

(8) FIG. 4E shows a PSRR plot of one implementation of LDO 300.

(9) FIG. 5 shows a flow diagram of one implementation of a method to provide a regulated low voltage from an input voltage (Vin).

DETAILED DESCRIPTION

(10) The detailed description set forth below, in connection with the appended drawings, is intended as a description of various configurations and is not intended to represent the only configurations in which the concepts described herein may be practiced. The detailed description includes specific details for the purpose of providing a thorough understanding of the various concepts. However, it will be apparent to those skilled in the art that these concepts may be practiced without these specific details. In some instances, well-known structures and components are shown in block diagram form in order to avoid obscuring such concepts.

(11) In order to provide a LDO with good PSRR in all ranges of frequency without using any voltage supply in addition to the input voltage (Vin), a fast loop and a slow loop are configured within a PMOS output LDO according to one aspect of the disclosure. The slow loop may include an error amplifier, a source follower transistor, and a feedback resistor to define an output of the LDO. The fast loop may include the source follower transistor, a pass transistor, and a noise cancelling transistor. Both the noise cancelling transistor and the pass transistor are connected together at their gates. The sources of both the noise cancelling transistor and the pass transistor are configured to receive Vin. Further, the noise cancelling transistor is diode-connected, and hence, the noise cancelling transistor can effectively cancel noise in Vin by putting the noise in Vin onto the gate of pass transistor. In some implementations, the drain of the noise cancelling transistor is directly coupled to the drain of the source follower transistor. By directly connecting the drains of the source follow transistor and the noise cancelling transistor, the fast loop can be made more stable because there is only one low frequency pole. In some implementations, the drains of the source follow transistor and the noise cancelling transistor is further coupled to a current sink. When load current increases significantly (e.g., from 4 mA to 10 mA), the current sink can sink more current momentarily until the slow loop can catch up. These and other advantageous features may be better appreciated through the following detailed description of various implementations of the LDO.

(12) FIG. 3 shows one implementation of a p-type output LDO 300. LDO 300 includes an error amplifier 310, a pass transistor M.sub.O 320, a feedback resistor 330, a resistor 340, a load capacitor 350, a output current sink 360, a noise cancelling transistor (M.sub.D) 370, a source follower transistor (M.sub.SF) 380, and a current sink 390. Error amplifier 310 has a positive input terminal, a negative input terminal, an output, and a voltage supply input terminal. Error amplifier 310 has a positive input terminal 310a, a negative input terminal 310b, an output 310c, and a voltage supply input terminal 310d. The voltage supply input terminal 310d is coupled to an input voltage Vin. The negative input terminal 310b is coupled to one end of feedback resistor 330 and one end of resistor 340. The other end of resistor 340 is coupled to ground. The output of error amplifier 310 is coupled to a gate of source follower transistor 380.

(13) Pass transistor M.sub.O 320 is a p-type metal oxide semiconductor transistor (PMOS). A source of pass transistor M.sub.O 320 is configured to receive Vin, and a drain of pass transistor M.sub.O 320 is configured to produce an output voltage Vout of LDO 300. In some implementations, Vout is at about 0.7 V. The drain of pass transistor M.sub.O 320 is coupled to a source of source follower transistor 380, load capacitor 350, and output current sink 360. Load capacitor 350 and output current sink 360 are coupled to each other in parallel between the drain of pass transistor M.sub.O 320 and ground. A gate of pass transistor M.sub.O 320 is coupled to a gate and a drain of noise cancelling transistor M.sub.D 370, which are further coupled to a drain of source follower transistor 380. A source of noise cancelling transistor M.sub.D 370 is coupled to the source of pass transistor M.sub.O 320 to receive Vin. The drain of source follower transistor 380 is coupled to current sink 390.

(14) In some implementations, error amplifier 310 includes a pair of input NMOS 311 and 312, a pair of PMOS 313 and 314, a compensation capacitor 315, and a bias current source 316. Both sources of NMOS 311 and 312 are coupled to bias current source 316, which is further coupled to ground. The gates of NMOS 311 and 312 are configured to receive a reference voltage Vref and a feedback voltage, respectively. The gate of NMOS 312 is coupled to feedback resistor 330 and resistor 340 to receive the feedback voltage from the output of LDO 300 (i.e., the drain of pass transistor M.sub.O 320). A drain of NMOS 312 is configured to provide an output of error amplifier 310 at the output terminal 310c, and the drain of NMOS 312 is coupled to compensation capacitor 315. The pair of PMOS 313 and 314 are coupled to each other at their sources at voltage supply input terminal 310d to receive Vin. The gates of PMOS's 313 and 314 are further coupled together to a drain of PMOS 313 and the drain of NMOS 311. The drain of PMOS 314 is coupled to the output 310c of error amplifier 310 with the compensation capacitor 315 and the drain of NMOS 312.

(15) During operation, error amplifier 310, and source follower transistor M.sub.SF 380 create a slow loop to define the output voltage Vout. Error amplifier 310 receives Vin at its voltage supply input terminal 310d and a reference voltage Vref at its positive input terminal 310a. The output 310c of error amplifier 310 drives the gate of source follower transistor M.sub.SF 380, causing the source of source follower transistor M.sub.SF 380 to generate an output DC voltage of Vout. Vout is feedback to the negative input terminal 310b of error amplifier 310 via feedback resistor 330. Thus, when Vout drops, the output voltage of error amplifier 310 goes up. With the gate-source voltage (Vgs) of source follower transistor M.sub.SF 380 staying the same, the source voltage of source follower transistor M.sub.SF 380 (i.e., Vout of LDO 300) will also go up in response. Such a slow loop provides a low resistance at the output of LDO 300 (i.e., the node at which the drain of pass transistor M.sub.O 320 and the source of source follower transistor M.sub.SF 380 are coupled to), and hence, the transient response of Vout is better than the conventional p-type output LDO 200 shown in FIG. 2. Because of the good transient response, LDO 300 does not require large compensation capacitor. For example, a compensation capacitor 315 of about 100 fF would suffice. However, the transient current at the output of LDO 300 can be quite large sometimes, such as, for example, rising from 1 mA to 10 mA in some implementations. Therefore, a second loop, which is also referred to as a fast loop, is configured within LDO 300 to address this issue.

(16) In some implementations, a fast loop within LDO 300 is configured to include pass transistor M.sub.O 320, noise cancelling transistor M.sub.D 370, and source follower transistor M.sub.SF 380. Pass transistor M.sub.O 320 is biased with a large load current from load current sink 360. As shown in FIG. 3, the sources of both noise cancelling transistor M.sub.D 370 and pass transistor M.sub.O 320 are coupled to the voltage rail supplying Vin. Noise cancelling transistor M.sub.D 370 and pass transistor M.sub.O 320 are coupled to each other at their gates. Further, noise cancelling transistor M.sub.D 370 is diode connected to create a low resistance from the supply rail carrying Vin to the gate of pass transistor M.sub.O 320. Thus, noise cancelling transistor M.sub.D 370 brings supply noise from Vin to the gate of pass transistor M.sub.O 320. As a result, the supply noise across pass transistor's M.sub.O 320 gate-source voltage V.sub.GS can be suppressed. The small signal gain from Vin to the gate of noise cancelling transistor M.sub.D 370 can function as noise cancelling to improve PSRR. Moreover, the fast loop gives higher bandwidth, which also helps to improve PSRR and transient response.

(17) FIG. 4A shows a loop phase plot and FIG. 4B shows a loop gain plot of LDO 300 in one study of the slow loop of LDO 300. Referring to FIG. 4A, LDO 300 has a phase margin of about 90 degrees. As shown in FIG. 4B, LDO 300 provides about 28 dB DC gain and a gain-bandwidth of about 100 MHz. In sum, the plots in FIGS. 4A-4B demonstrate that the slow loop of LDO 300 is relatively stable.

(18) FIG. 4C shows another loop phase plot and FIG. 4D shows another loop gain plot of LDO 300 in one study of the fast loop of LDO 300. Referring to FIG. 4C, LDO 300 has a phase margin of about 77 degrees and a gain-bandwidth of about 2 GHz. As shown in FIG. 4D, LDO 300 has a loop gain of about 28 dB.

(19) FIG. 4E shows a PSRR plot of one implementation of LDO 300. At low frequency, the high gain loop reduces the PSRR. At high frequency, the load capacitor 350 reduces the PSRR. At mid-range frequencies, the fast loop reduces PSR to about −8 dB (see curve 410 in FIG. 4E) according to simulation, assuming noise cancelling transistor M.sub.D 370 is coupled to a clean voltage supply which means there is no noise cancelling. The fast loop takes advantage of high load current and has high gain-bandwidth. The noise cancelling transistor M.sub.D 370, which is diode-connected, limits the DC gain for the fast loop to create enough phase margin for the fast loop of LDO 300. As discussed above with reference to FIG. 3, the diode connected noise cancelling transistor M.sub.D 370 feeds the supply noise from Vin to the gate of pass transistor M.sub.O 320. The supply noise across pass transistor's M.sub.O 320 gate-source voltage V.sub.GS is suppressed. In the example shown in FIG. 4E, because the supply noise across pass transistor M.sub.O 320 VGS is suppressed, PSR is further reduced to about −14 dB (see curve 420).

(20) FIG. 5 shows a flow diagram of one implementation of a method to provide a regulated low voltage from an input voltage (Vin). At box 505, a source of a pass transistor (e.g., M.sub.O 320 in FIG. 3) receives an input voltage Vin. At box 510, the source of the pass transistor is coupled to a source of a diode-connected noise cancelling transistor (e.g., M.sub.NC 370 in FIG. 3). At box 515, a source of a source follower transistor (e.g., M.sub.SF 380 in FIG. 3) is coupled to a drain of the pass transistor. At box 520, a drain of the source follower transistor is coupled to a drain and a gate of the noise cancelling transistor. At box 525, a current sink (e.g., current sink 390 in FIG. 3) is coupled between the drain of the source follower transistor and ground. In some implementations, the pass transistor, the source follower transistor, and the noise cancelling transistor can be configured into a fast loop of the LDO.

(21) At box 530, an error amplifier (e.g., error amplifier 310 in FIG. 3) receives a reference voltage and a feedback voltage from the drain of pass transistor. The feedback voltage can be passed to the error amplifier via a feedback resistor (e.g., feedback resistor 330 in FIG. 3). At box 535, the error amplifier generates an output voltage based on the reference voltage and the feedback voltage. At box 540, the error amplifier drives the gate of the source follower transistor with its output voltage. In some implementations, the error amplifier, the source follower transistor, and the feedback resistor form a slow loop of the LDO to define the output voltage of the LDO.

(22) The previous description of the disclosure is provided to enable any person skilled in the art to make or use the disclosure. Various modifications to the disclosure will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other variations without departing from the spirit or scope of the disclosure. Thus, the disclosure is not intended to be limited to the examples described herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.