WAFER DEFECT INSPECTION SYSTEM

Abstract

A wafer defect inspection system is disclosed, and comprises a line light source, a camera and a processor, wherein the processor is configured to control the line light source to provide an inspection light to be incident on a wafer, wherein an included angle between the inspection light and the surface of the wafer ranges from 450 to 90. After incidence on the wafer, the inspection light travels inside the wafer according to the principle of total reflection, and when encountering a crack, part of the inspection light exits from the surface of the wafer through the crack. Moreover, the processor controls the camera to obtain a wafer image containing at least one defect feature, and after processing the wafer image into an inspection wafer image, compares the wafer image with a reference wafer image, so as to know the at least one defect feature.

Claims

1. A wafer defect inspection system, comprising: a line light source arranged above the wafer; a camera arranged above the wafer and facing the wafer; and an electronic device coupled with the camera and the line light source; wherein the electronic device is configured to perform the following multiple functions: controlling the line light source to provide a inspection light to be incident on the surface of the wafer edge, wherein there is an included angle ranging from 45 to 90 between the inspection light and the surface of the wafer, so that the inspection light travels inside the wafer according to the principle of total reflection after being incident on the wafer; in the case of encountering a crack, part of the inspection light exits from the surface of the wafer 2 through the crack; controlling the camera to capture the wafer so as to obtain a wafer image containing at least one defect feature; wherein the inspection light is emitted from a defect position on the surface of the wafer, and the defect feature corresponds to the defect position in the wafer image; and comparing the wafer image with a reference wafer image to identify the at least one defect feature.

2. The wafer defect inspection system according to claim 1, wherein the defect feature is wafer scratch.

3. The wafer defect inspection system according to claim 1, further comprising a rod lens, which is arranged between the line light source and the wafer and located on an optical path of the inspection light.

4. The wafer defect inspection system according to claim 1, wherein the camera is a line scan camera.

5. The wafer defect inspection system according to claim 1, further comprising: a first adjusting mechanism connected with the camera and coupled with the electronic device; and a second adjusting mechanism pivoted to the line light source and coupled to the electronic device.

6. The wafer defect inspection system according to claim 1, further comprising: an optical device arranged between the linear light source and the wafer, and located on the optical path of the inspection light, for guiding the inspection light so that there is the included angle between the inspection light and the surface of the wafer; wherein that optical device is any one selected from a group consisting of a reflector and a polariscope.

7. The wafer defect inspection system according to claim 1, further comprising: an optical device, which is arranged between the linear light source and the rod lens and located on the optical path of the inspection light, for guiding the inspection light so that the inspection light vertically enters the rod lens; wherein that optical device is any one selected from a group consisting of a reflector and a polariscope.

8. The wafer defect inspection system according to claim 1, wherein the wafer is any one selected from a group consisting of a silicon wafer, a germanium wafer, a gallium arsenide wafer, and a gallium nitride wafer, and has any wafer size selected from a group consisting of 3 inches, 4 inches, 6 inches, 8 inches, 12 inches, and 18 inches.

9. The wafer defect inspection system according to claim 1, wherein the electronic device includes a processor and a memory storing an application program, so that the processor can access the memory to execute the application program, thereby enabling the plurality of functions.

10. The wafer defect inspection system according to claim 1, wherein the application program comprises: an image processing program, wherein the processor executes the image processing program so as to be configured to perform an image processing on the wafer image; a defect identification program, wherein the processor executes the defect identification program so as to be configured to compare the wafer image with the reference wafer image, thereby identifying the at least one defect feature; and a control program, wherein the processor executes the control program, thereby controlling the first adjusting mechanism to adjust a horizontal position and a vertical position of the camera, and controlling the second adjusting mechanism to pivot the line light source to adjust the included angle.

11. A wafer defect inspection system, comprising: a line light source arranged above the wafer; a camera arranged above the wafer and facing the wafer; and an electronic device coupled with the camera and the line light source; wherein the electronic device is configured to perform the following functions: controlling the line light source to provide a inspection light to be incident on the surface of the wafer edge, wherein there is an included angle ranging from 45 to 90 between the inspection light and the surface of the wafer, so that the inspection light travels inside the wafer according to the principle of total reflection after being incident on the wafer, and part of the inspection light will be emitted from the surface of the wafer; wherein, under the condition that impurity particles and/or etching residues exist on the surface of the wafer, the inspection light emitted from the surface of the wafer will be blocked by the impurity particles and/or etching residues; controlling the camera capture the wafer so as to obtain a wafer image containing at least one defect feature; wherein, the inspection light is blocked from a defect position on the wafer surface, and the defect feature corresponds to the defect position in the wafer image; comparing the wafer image with a reference wafer image to identify the at least one defect feature.

12. The wafer defect inspection system according to claim 11, further comprising a rod lens, which is arranged between the line light source and the wafer and located on an optical path of the inspection light.

13. The wafer defect inspection system according to claim 11, wherein the camera is a line scan camera.

14. The wafer defect inspection system according to claim 11, wherein, further comprising: a first adjusting mechanism connected with the camera and coupled with the electronic device; and a second adjusting mechanism pivoted to the line light source and coupled to the electronic device.

15. The wafer defect inspection system according to claim 11, further comprising: an optical device arranged between the linear light source and the wafer, and located on the optical path of the inspection light, for guiding the inspection light so that there is the included angle between the inspection light and the surface of the wafer; wherein that optical device is any one selected from a group consisting of a reflector and a polariscope.

16. The wafer defect inspection system according to claim 12, further comprising: an optical device, which is arranged between the linear light source and the rod lens and located on the optical path of the inspection light, for guiding the inspection light so that the inspection light vertically enters the rod lens; wherein that optical device is any one selected from a group consisting of a reflector and a polariscope.

17. The wafer defect inspection system according to claim 12, wherein the wafer is any one selected from a group consisting of a silicon wafer, a germanium wafer, a gallium arsenide wafer, and a gallium nitride wafer, and has any wafer size selected from a group consisting of 3 inches, 4 inches, 6 inches, 8 inches, 12 inches, and 18 inches.

18. The wafer defect inspection system according to claim 14, wherein the electronic device includes a processor and a memory storing an application program, so that the processor can access the memory to execute the application program, thereby enabling the plurality of functions.

19. The wafer defect inspection system according to claim 18, wherein the application program comprises: an image processing program, wherein the processor executes the image processing program so as to be configured to perform an image processing on the wafer image; a defect identification program, wherein the processor executes the defect identification program so as to be configured to compare the wafer image with the reference wafer image, thereby identifying the at least one defect feature; and a control program, wherein the processor executes the control program, thereby controlling the first adjusting mechanism to adjust a horizontal position and a vertical position of the camera, and controlling the second adjusting mechanism to pivot the line light source to adjust the included angle.

Description

BRIEF DESCRIPTION OF DRAWINGS

[0040] FIG. 1A is a first perspective view of a wafer defect inspection system according to the present invention;

[0041] FIG. 1B is a second perspective view of a wafer defect inspection system according to the present invention;

[0042] FIG. 1C is a third perspective view of a wafer defect inspection system according to the present invention;

[0043] FIG. 2 is a block chart of the electronic device in FIG. 1A;

[0044] FIG. 3 is a first side sectional view of the wafer in FIG. 1A;

[0045] FIG. 4 is a second side sectional view of the wafer in FIG. 1A;

[0046] FIG. 5 is a third side sectional view of the wafer in FIG. 1A;

[0047] FIG. 6 is a fourth side sectional view of the wafer in FIG. 1A; and

[0048] FIG. 7 is a fifth side sectional view of the wafer in FIG. 1A.

DESCRIPTION OF EMBODIMENTS

[0049] In order to more clearly describe a wafer defect inspection system proposed by the present invention, the preferred embodiment of the present invention will be described in detail with the accompanying drawings.

First Embodiment

[0050] FIGS. 1A, 1B and 1C show the first, second and third perspective views of a wafer defect inspection system according to the present invention. As shown in FIG. 1A, FIG. 1B and FIG. 1C, a wafer transfer device 10 transfers a wafer 2 from a first process station to a second process station, and the wafer defect inspection system 1 of the present invention is arranged on a wafer transferring path between the first process station and the second process station, for realizing scratch inspection of a wafer 2 by using the principle of total reflection. In practical application, the wafer 2 can be a silicon wafer, a germanium wafer, a gallium arsenide wafer, or a gallium nitride wafer. Moreover, the size of the wafer 2 can be 3 inches, 4 inches, 6 inches, 8 inches, 12 inches, or 18 inches. In other words, the wafer defect inspection system of the present invention can be applied to any kind of wafer scratch inspection. It should be understood that reference numeral 3a refers to the wafer output device of the first process station, while reference numeral 3b refers to the wafer input device of the second process station. In more detail, the wafer defect inspection system 1 of the present invention mainly includes a line light source 11, a camera 12, an electronic device 13 coupled to the camera 12 and the linear light source 11, a first adjusting mechanism 15, and a second adjusting mechanism 16; the camera 12 is a line scan camera and the line light source 11 is arranged above the wafer 2. Moreover, the camera 12 is also arranged above the wafer 2 and faces the wafer 2. In an embodiment, the electronic device 13 can be, but not limited to, a desktop computer, a notebook computer, an industrial computer, a cloud computer, an All-in-one computer, a tablet computer, or a smart phone.

[0051] Continually referring to FIGS. 1A, 1B and IC, please also refer to FIG. 2, which is a block chart of the electronic device 13 in FIG. 1A According to the design of the present invention, the electronic device includes a processor 13P and a memory 13M, wherein the memory 13M stores an application program, and the processor 13P accesses the memory 13M to execute the application program. When the application program is executed, the processor 13P is configured to perform a plurality of functions, wherein the first function is to control the line light source 11 to provide a inspection light incident on the surface of the wafer 2. It is worth noting that the second function is to control the first adjusting mechanism 15 to adjust a horizontal position and a vertical position of the camera 12, and to control the second adjusting mechanism 16 to pivot the line light source 11 so that there is an included angle between the inspection light and the surface of the wafer 2 ranging from 45 to 90 in this way, the inspection light travels inside the wafer 2 according to the principle of total reflection after being incident on the wafer 2. Moreover, when a crack is encountered, part of the inspection light passes through the crack and exits from the surface of the wafer 2. More specifically, if there is a wafer scratch on the wafer 2, when the inspection light traveling inside the wafer 2 according to the principle of total reflection encounters a crack formed by the wafer scratch, part of the inspection light will pass through the crack and emit from the surface of the wafer 2.

[0052] FIG. 3 is a first side sectional view of the wafer in FIG. 1A. As shown in FIGS. 2 and 3, the third of the plural functions is to control the camera 12 to shoot the wafer 2, so as to obtain a wafer image containing at least one defect feature; the inspection light is emitted from a defect position on the surface of the wafer 2, and the defect feature corresponds to the defect position in the wafer image. As shown in FIG. 1A, the first adjusting mechanism 15 is connected with the camera 12 and coupled with the processor 13, so that the camera 12 controls the first adjusting mechanism 15 to adjust a horizontal position and a vertical position of the camera 12, so as to obtain a wafer image of the wafer containing at least one defect feature at an optimal image taking position. In other words, the processor 13 can perform an analysis of light intensity distribution on the wafer image to confirm whether the wafer image contains at least one defect feature. The fourth function is to compare the wafer image with a reference wafer image to identify the at least one defect feature. After analyzing the light intensity distribution of the wafer image, an inspection wafer image marked with the position of the defect feature can be generated. It should be understood that by comparing the inspection wafer image with a reference wafer image, whether wafer scratch exists in the wafer 2 can be identified and judged.

[0053] As shown in FIG. 2, in one embodiment, the application program includes an image processing program 13M1, a defect identification program 13M2 and a control program 13M3, wherein the processor 13P executes the image processing program 13M1, so as to be configured to perform an image processing on the wafer image to obtain the detected wafer image. Furthermore, the processor 13P executes the defect identification program 13M2, so as to be configured to compare the inspection wafer image with the reference wafer image, thereby identifying the at least one defect feature (i.e., wafer scratch). On the other hand, the processor 13P executes the control program 13M3 to control the first adjusting mechanism 15, the second adjusting mechanism 16 and/or the camera 12.

[0054] FIG. 4 shows a second side sectional view of the wafer 2 in FIG. 1A. As shown in FIGS. 1A and 4, when the wafer defect inspection system 1 of the present invention is actually applied, a Rod lens) 14 can be further arranged between the line light source 11 and the wafer 2, and positioned on an optical path of the inspection light. According to this arrangement, if the illuminance of the inspection light emitted by the line light source 11 on the surface of the wafer 2 is 40 lux, after 5 focusing by the rod lens 14, the illuminance of the inspection light on the surface of the wafer 2 can be increased to 400 lux.

[0055] FIG. 5 shows a third side sectional view of the wafer 2 in FIG. 1A. As shown in FIGS. 1A and 4, when the wafer defect inspection system 1 of the present invention is actually applied, an optical device 17 can be further arranged between the line light source 11 and the wafer 2, and positioned on an optical path of the inspection light. According to this arrangement, the inspection light can be guided by the optical device 17 to ensure that the included angle (i.e., 45-90) exists between the inspection light and the surface of the wafer 2. In a feasible embodiment, the optical device can be composed of a mirror or a polarizer.

[0056] FIG. 6 shows a fourth side sectional view of the wafer 2 in FIG. 1A. As shown in FIG. 1A and FIG. 6, when the wafer defect inspection system 1 of the present invention is actually applied, an optical device 17 may be further arranged between the line light source 11 and the wafer 2, and a rod lens 14 may be arranged between the optical device 17 and the wafer 2, and both the rod lens 14 and the optical device 17 may be located in an optical path of the inspection light. According to this arrangement, the inspection light can be guided by the optical device 17 to ensure that the included angle (i.e., 45-90) exists between the inspection light and the surface of the wafer 2. At the same time, the rod lens 14 can also be used to focus the inspection light on the surface of the wafer edge of the wafer 2.

The Second Embodiment

[0057] Please refer to FIG. 1A, FIG. 1B, FIG. 1C, and FIG. 2 repeatedly, and also refer to FIG. 7, which shows a fifth cross-sectional view of the wafer 2 in FIG. 1A. In the second embodiment, the wafer defect inspection system 1 of the present invention is arranged on a wafer transferring path between a first processing station and a second processing station, and is used for detecting impurity particles and/or etching residues on the surface of a wafer 2 by using the total reflection principle. Therefore, the second embodiment of the wafer defect inspection system 1 of the present invention also includes a linear light source 11, a camera 12, a processor 13 coupled with the camera 12 and the linear light source 11, a first adjusting mechanism 15, and a second adjusting mechanism 16.

[0058] As shown in FIGS. 1A and 7, the processor 13 controls the line light source 11 to provide an inspection light incident on the surface of the wafer edge, so that there is an included angle between the inspection light and the surface of the wafer 2 ranging from 45 to 90. After incidence on the wafer 2, the inspection light travels inside the wafer 2 according to the principle of total reflection, and after incidence on the wafer 2, the inspection light travels inside the wafer 2 according to the principle of total reflection, and part of the inspection light will exit from the surface of the wafer 2 during the traveling process. It is worth noting that if there are impurity particles and/or etching residues on the surface of the wafer 2, the light emitted from the surface of the wafer 2 will inevitably be blocked by these substances. In other words, the camera 12 and the processor 13 can judge that there are impurity particles and/or etching residues on the surface of the wafer 2 by analyzing the intensity distribution of the emitted light. Therefore, as shown in FIGS. 1A and 7, the processor 13 controls the camera 12 to acquire a wafer image containing at least one defect feature, and after processing the wafer image into an inspection wafer image, compares the wafer image with a reference wafer image, so as to determine the at least one defect feature (i.e., impurity particles and/or etching residues).

[0059] Thus, the above has completely and clearly explained a wafer defect inspection system of the present invention. It must be emphasized that the above detailed description is specific to the feasible embodiment of the present invention, but the embodiment is not used to limit the patent scope of the present invention, and any equivalent implementation or change that does not depart from the technical spirit of the present invention shall be included in the patent scope of this case.