DEVICES FOR METHODOLOGIES RELATED TO WAFER CARRIERS
20170125275 ยท 2017-05-04
Inventors
- Elena Becerra Woodard (Fillmore, CA, US)
- Daniel Kwadwo Amponsah Berkoh (West Hills, CA, US)
- David James Zapp (Deceased, US)
- Steve Canale (Simi Valley, CA, US)
- Hyong Yong Lee (Thousand Oaks, CA, US)
- Daniel Eduardo Sanchez (Camarillo, CA, US)
- Hung V. Phan (Simi Valley, CA, US)
Cpc classification
H01L21/6838
ELECTRICITY
Y10T156/1944
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
Y10T156/1978
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
Y10T428/21
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
H01L2221/68359
ELECTRICITY
Y10T156/1933
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
H01L2221/68381
ELECTRICITY
Y10S156/941
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
Y10T428/219
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
Y10S156/93
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
Y10T156/1132
GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
International classification
Abstract
Disclosed are systems, devices and methodologies for handling wafers in wafer processing operations through use of wafer carriers. In an example situation, a wafer carrier can be configured as a plate to allow bonding of a wafer thereto to provide support for the wafer during some processing operations. Upon completion of such operations, the processed wafer can be separated from the support plate so as to allow further processing. Various devices and methodologies related to such wafer carriers for efficient handling of wafers are disclosed.
Claims
1. A method to separate a semiconductor wafer from a plate, the method comprising: forming or providing a plate having first and second surfaces, and a sidewall that defines a perimeter of the plate; forming at least one shaped corner dimensioned to reduce chipping among first and second corners that join the side wall with the first and second surfaces, respectively; forming or providing a bonded assembly that includes the semiconductor wafer bonded to the plate by an adhesive layer; positioning the bonded assembly in a recess of a debonding chuck that defines at least one suction opening; enabling a heat source in thermal contact with the recess to heat the bonded assembly positioned in the recess; and delivering a suction force to the semiconductor wafer of the bonded assembly positioned in the recess via the at least one suction opening.
2. The method of claim 1 wherein both of the first and second corners have chamfered profiles.
3. The method of claim 1 wherein both of the first and second corners have substantially right angle profiles.
4. The method of claim 3 wherein the at least one shaped corner is formed by applying heat to the first and second corners having the substantially right angle profiles to form a rounded profile at the perimeter of the plate.
5. The method of claim 3 wherein the at least one shaped corner is formed by grinding at least one of the first and second corners having the substantially right angle profiles so as to yield a desired profile of the at least one shaped corner.
6. The method of claim 5 wherein the desired profile includes a chamfer profile.
7. The method of claim 5 wherein the desired profile includes a curved profile.
8. The method of claim 5 wherein the desired profile includes a substantially circular arc shaped profile.
9. The method of claim 1 wherein the plate is formed of borosilicate.
10. The method of claim 1 wherein the plate is formed from a material having a Knoop hardness value in a range of about 200 Kg/mm.sup.2 to about 550 Kg/mm.sup.2.
11. A method to separate a semiconductor wafer from a plate, the method comprising: forming or providing a plate having first and second surfaces, and a sidewall that defines a perimeter of the plate; forming at least one shaped corner dimensioned to reduce chipping among first and second corners that join the side wall with the first and second surfaces, respectively; forming or providing a bonded assembly that includes the semiconductor wafer bonded to the plate by an adhesive layer; positioning the bonded assembly in a recess of a debonding chuck that defines at least one suction opening, the recess including a recessed surface and an angled surface formed along a perimeter of the recessed surface to provide at least some pressure communication between the recess and outside the recess during delivery of a suction force; and delivering the suction force to the semiconductor wafer of the bonded assembly positioned in the recess via the at least one suction opening.
12. The method of claim 11 wherein both of the first and second corners have chamfered profiles.
13. The method of claim 12 wherein the chamfered profile is substantially unsymmetrical with respect to the first and second corners.
14. The method of claim 12 wherein chamfered profiles of the first and second corners are substantially symmetrical.
15. The method of claim 11 wherein the plate has a lateral dimension that is larger than a lateral dimension of the semiconductor wafer.
16. The method of claim 11 wherein the plate is formed from a material having a Knoop hardness value in a range of about 200 Kg/mm.sup.2 to about 550 Kg/mm.sup.2.
17. The method of claim 11 wherein the plate is formed from a material having a thermal coefficient of expansion value in a range of about 1010.sup.7/t to about 4010.sup.7/t in a temperature range of 0 to 300 C.
18. The method of claim 11 wherein a diameter of the plate is larger than a diameter of the semiconductor wafer by approximately 3% or more.
19. The method of claim 11 wherein first and second surfaces of the plate are substantially parallel.
20. The method of claim 11 wherein the first and second surfaces of the plate are separated by a distance of at least 1000 m.
Description
BRIEF DESCRIPTION OF THE DRAWINGS
[0072]
[0073]
[0074]
[0075]
[0076]
[0077]
[0078]
[0079]
[0080]
[0081]
[0082]
[0083]
[0084]
[0085]
[0086]
[0087]
[0088]
[0089]
[0090]
[0091]
[0092]
[0093]
[0094]
[0095]
[0096]
[0097]
[0098]
[0099]
DETAILED DESCRIPTION OF CERTAIN EMBODIMENTS
[0100] The headings provided herein, if any, are for convenience only and do not necessarily affect the scope or meaning of the claimed invention.
[0101] Provided herein are various methodologies and devices for processing wafers such as semiconductor wafers.
[0102] In the description herein, various examples are described in the context of GaAs substrate wafers. It will be understood, however, that some or all of the features of the present disclosure can be implemented in processing of other types of semiconductor wafers. Further, some of the features can also be applied to situations involving non-semiconductor wafers.
[0103] In the description herein, various examples are described in the context of back-side processing of wafers. It will be understood, however, that some or all of the features of the present disclosure can be implemented in front-side processing of wafers.
[0104] In the process 10 of
[0105]
[0106] Referring to the process 10 of
[0107] Upon such testing, the wafer can be bonded to a carrier (block 13). In certain implementations, such a bonding can be achieved with the carrier above the wafer. Thus,
[0108] In certain implementations, the carrier 40 can be a plate having a shape (e.g., circular) similar to the wafer it is supporting. Preferably, the carrier plate 40 has certain physical properties. For example, the carrier plate 40 can be relatively rigid for providing structural support for the wafer. In another example, the carrier plate 40 can be resistant to a number of chemicals and environments associated with various wafer processes. In another example, the carrier plate 40 can have certain desirable optical properties to facilitate a number of processes (e.g., transparency to accommodate optical alignment and inspections).
[0109] Materials having some or all of the foregoing properties can include sapphire, borosilicate (also referred to as Pyrex), quartz, and glass (e.g., SCG72).
[0110] In certain implementations, the carrier plate 40 can be dimensioned to be larger than the wafer 30. Thus, for circular wafers, a carrier plate can also have a circular shape with a diameter that is greater than the diameter of a wafer it supports. Such a larger dimension of the carrier plate can facilitate easier handling of the mounted wafer, and thus can allow more efficient processing of areas at or near the periphery of the wafer.
[0111] Tables 1A and 1B list various example ranges of dimensions and example dimensions of some example circular-shaped carrier plates that can be utilized in the process 10 of
TABLE-US-00001 TABLE 1A Carrier plate Carrier plate diameter range thickness range Wafer size Approx. 100 to 120 mm Approx. 500 to 1500 um Approx. 100 mm Approx. 150 to 170 mm Approx. 500 to 1500 um Approx. 150 mm Approx. 200 to 220 mm Approx. 500 to 2000 um Approx. 200 mm Approx. 300 to 320 mm Approx. 500 to 3000 um Approx. 300 mm
TABLE-US-00002 TABLE 1B Carrier plate diameter Carrier plate thickness Wafer size Approx. 110 mm Approx. 1000 um Approx. 100 mm Approx. 160 mm Approx. 1300 um Approx. 150 mm Approx. 210 mm Approx. 1600 um Approx. 200 mm Approx. 310 mm Approx. 1900 um Approx. 300 mm
[0112] An enlarged portion 39 of the bonded assembly in
[0113] As shown in
[0114] In a number of processing situations, it is preferable to provide sufficient amount of adhesive to cover the tallest feature(s) so as to yield a more uniform adhesion between the wafer and the carrier plate, and also so that such a tall feature does not directly engage the carrier plate. Thus, in the example shown in
[0115] Referring to the process 10 of
[0116] In block 15, the relatively rough surface can be removed so as to yield a smoother back surface for the substrate 32. In certain implementations, such removal of the rough substrate surface can be achieved by an O2 plasma ash process, followed by a wet etch process utilizing acid or base chemistry. Such an acid or base chemistry can include HCl, H.sub.2SO.sub.4, HNO.sub.3, H.sub.3PO.sub.4, H.sub.3COOH, NH.sub.4OH, H.sub.2O.sub.2, etc., mixed with H.sub.2O.sub.2 and/or H.sub.2O. Such an etching process can provide relief from possible stress on the wafer due to the rough ground surface.
[0117] In certain implementations, the foregoing plasma ash and wet etch processes can be performed with the back side of the substrate 32 facing upward. Accordingly, the bonded assembly in
[0118] By way of an example, the pre-grinding thickness (d1 in
[0119] In certain situations, a desired thickness of the back-side-surface-smoothed substrate layer can be an important design parameter. Accordingly, it is desirable to be able to monitor the thinning (block 14) and stress relief (block 15) processes. Since it can be difficult to measure the substrate layer while the wafer is bonded to the carrier plate and being worked on, the thickness of the bonded assembly can be measured so as to allow extrapolation of the substrate layer thickness. Such a measurement can be achieved by, for example, a gas (e.g., air) back pressure measurement system that allows detection of surfaces (e.g., back side of the substrate and the front surface of the carrier plate) without contact.
[0120] As described in reference to
[0121] Referring to the process 10 of
[0122] To form an etch resist layer 42 that defines an etching opening 43 (
[0123] To form a through-wafer via 44 (
[0124]
[0125] Referring to the process 10 of
[0126]
[0127] In certain implementations, the gold plating process can be performed after a pre-plating cleaning process (e.g., O.sub.2 plasma ash and HCl cleaning). The plating can be performed to form a gold layer of about 3 m to 6 m to facilitate the foregoing electrical connectivity and heat transfer functionalities. The plated surface can undergo a post-plating cleaning process (e.g., O.sub.2 plasma ash).
[0128] The metal layer formed in the foregoing manner forms a back side metal plane that is electrically connected to the metal pad 35 on the front side. Such a connection can provide a robust electrical reference (e.g., ground potential) for the metal pad 35. Such a connection can also provide an efficient pathway for conduction of heat between the back side metal plane and the metal pad 35.
[0129] Thus, one can see that the integrity of the metal layer in the via 44 and how it is connected to the metal pad 35 and the back side metal plane can be important factors for the performance of various devices on the wafer. Accordingly, it is desirable to have the metal layer formation be implemented in an effective manner. More particularly, it is desirable to provide an effective metal layer formation in features such as vias that may be less accessible.
[0130] Referring to the process 10 of
[0131] To form an etch resist layer 48 that defines an etching opening 49 (
[0132] To form a street 50 (
[0133]
[0134] In the example back-side wafer process described in reference to
[0135] In certain implementations, separation of the wafer 30 from the carrier plate 40 can be performed with the wafer 30 below the carrier plate 40 (
[0136] In
[0137]
[0138] Referring to the process 10 of
[0139] Referring to the process 10 of
[0140] In the context of laser cutting,
[0141] Thus, referring to the process 10 in
[0142] Referring to the process 10 of
[0143] As described herein in reference to
[0144] It will be understood that one or more features associated with debonding devices and methodologies can be implemented in the example through-wafer via process described in reference to
[0145]
[0146] In certain implementations, the separated wafer 30 can be subjected to a cleaning system 120 so as to yield a cleaned wafer 30. In certain implementations, the carrier plate 40 can also be cleaned for re-use.
[0147]
[0148] For example, certain debonders can include two heated vacuum chuck assembliesone to hold the wafer, and the other to hold the carrier plate. Upon heating of the wafer-carrier assembly, the two chucks are separated so as to pull their respective held pieces. Thus, opposing pulling forces are applied to both the wafer and the carrier plate.
[0149] Such a design can be disadvantageous in a number of ways. For example, it can be relatively costly to design, build and operated both chuck assemblies in a reliable and coordinated manner while handling and separating relatively fragile wafers. In another example, once the two chucks converge to form a vacuum grip on the wafer and the carrier plate, the view of the wafer-carrier assembly becomes obscured. Accordingly, it can be difficult to monitor, troubleshoot, and/or optimize the debonding process. In yet another example, such a debonding mechanism can sometimes result in wafer-carrier assemblies not debonding or in wafers cracking.
[0150] Referring to
[0151]
[0152] For the purpose of description, it will be understood that melt, melted, or melting in the context of the adhesive (38) can include situations where the adhesive is softened sufficiently to allow relatively easy separation of the wafer and carrier plate which were bonded by the adhesive. In some situations, such softening of the adhesive can occur at a temperature that is lower than the temperature where the solid-to-liquid phase transition occurs.
[0153] Although the adhesive is melted in
[0154] In
[0155] While such a configuration is also possible with a carrier plate that is generally same sized (diameter) as a wafer, tolerance requirements for the stop structure 144 and positioning of the wafer-carrier assembly can be much more stringent. For example, if the stop structure is too tall relative to the carrier plate, the carrier plate's edge can also be stopped from moving.
[0156] As shown in
[0157]
[0158] In certain implementations, the pulling force 156 can be provided by a vacuum applied from the wafer side. In other implementations, other non-vacuum-based pulling forces can also be utilized.
[0159] In the example configuration shown in
[0160] In certain embodiments, such a circular carrier plate can have a diameter that is greater than the wafer's diameter by 1% or more, 2% or more, 3% or more, 4% or more, 5% or more, 6% or more, 7% or more, 8% or more, 9% or more, 10% or more, 11% or more, 12% or more, 13% or more, 14% or more, 15% or more, 16% or more, 17% or more, 18% or more, 19% or more, 20% or more, 21% or more, 22% or more, 23% or more, 24% or more, or 25% or more. Thus, for providing carrier functionality for 100-mm wafers (sometimes referred to as 4-inch wafers), a circular carrier plate can have a diameter that is approximately 101 mm or more, 102 mm or more, 103 mm or more, 104 mm or more, 105 mm or more, 106 mm or more, 107 mm or more, 108 mm or more, 109 mm or more, 110 mm or more, 111 mm or more, 112 mm or more, 113 mm or more, 114 mm or more, 115 mm or more, 116 mm or more, 117 mm or more, 118 mm or more, 119 mm or more, 120 mm or more, 121 mm or more, 122 mm or more, 123 mm or more, 124 mm or more, or 125 mm or more. For providing carrier functionality for 150-mm wafers (sometimes referred to as 6-inch wafers), a circular carrier plate can have a diameter that is approximately 151.5 mm or more, 153 mm or more, 154.5 mm or more, 156 mm or more, 157.5 mm or more, 159 mm or more, 160.5 mm or more, 162 mm or more, 163.5 mm or more, 165 mm or more, 166.5 mm or more, 168 mm or more, 169.5 mm or more, 171 mm or more, 172.5 mm or more, 174 mm or more, 175.5 mm or more, 177 mm or more, 178.5 mm or more, 180 mm or more, 181.5 mm or more, 183 mm or more, 184.5 mm or more, 186 mm or more, or 187.5 mm or more. Similarly, circular carrier plates for bonding 200-mm, 250-mm, 300-mm, and other sized wafers thereto can be dimensioned accordingly.
[0161] In certain embodiments, the foregoing carrier plates can be formed from, for example, sapphire, borosilicate (sometimes referred to as Pyrex), quartz, glass (e.g., SCG72), and other relatively rigid and chemical resistant materials. In certain embodiments, such carrier plates can be optically transparent so as allow viewing of the bonded side of the wafer.
[0162]
[0163] The first base 162 can include a plate 166 that has a top surface 168, and defines first and second recesses 180, 200 on the top surface 168. The first recess 180 is at least partially defined by a wall 182 having a first height. In the example shown, the wall 182 includes a curved portion that extends approximately as a half-circle; and the radius of such a circle can be selected such that the first recess 180 can receive a wafer to be separated. The first height of the wall 182 can depend on whether the radius of the first recess 180 accommodates the wafer but not the corresponding over-sized carrier plate, or both the wafer and the carrier plate (wafer-sized or over-sized). For the former case, the first height of the wall 182 can be greater than the thickness of the wafer due to the over-sized carrier plate as explained in reference to
[0164] To separate the wafer from its carrier plate, the wafer-carrier assembly is positioned on the first recess 180 so that the wafer is on the bottom. Such a wafer-carrier assembly can be heated prior to such positioning so as to soften the adhesive for easier separation. Alternatively, the recess 180 can be configured to provide heat when the wafer-carrier assembly is positioned thereon. Such a heating functionality can be achieved by, for example, providing a hotplate that defines the bottom of the recess 180, or by having the bottom of the recess be in thermal contact with a heat source.
[0165] Referring to
[0166] In certain embodiments, the portion of the sliding member 164 that engages and pushes the edge of the carrier plate is positioned and dimensioned to make such an engagement but does not engage the wafer. As shown in
[0167] Upon such positioning of the sliding member 164 on the wafer-carrier assembly, the sliding member 164 can be pushed (e.g., towards the left in
[0168] In certain embodiments, the sliding member 164 can be provided with an opening 254 to allow viewing of the carrier plate during the separation process. In embodiments where the carrier plate is optically transparent, the wafer can also be viewed through the opening 254.
[0169] Referring to
[0170] In certain embodiments, the first base 162 can include a number of features that can facilitate various operations during the debonding process. For example, cutouts 190 can be provided along the sides 186 so as to facilitate positioning of the wafer-carrier assembly onto the recess 180, and to facilitate removal of the separated wafer from the recess 180. In another example, to accommodate a wafer handling tool (not shown) during such removal, a deeper recess 184 can be formed at the edge of the first recess 180 so as to allow handling of the wafer via its bottom (unbonded) surface (e.g., using a vacuum wand). Similarly, a deeper recess 202 can be formed at the edge of the second recess 200 so as to allow easier removal of the carrier plate. In yet another example, the ends 192, 194 of the sides 186 that define the guide slots 188 can be rounded or angled so as to allow easier insertion of the sliding member 164 into the guide slots 188.
[0171] Referring to
[0172] In certain embodiments, however, the first recess 210 of the base 172 can be configured to provide suction to the wafer when the wafer-carrier assembly is positioned thereon. Such suction can be facilitated by features 220 such as grooves and/or holes formed at the bottom surface of the recess 210, where such features are in communication with a vacuum system (not shown). In the example shown, the features 210 include a number of concentric circular grooves that can facilitate distributing of the suction force on the wafer.
[0173] Holding of the wafer in such a manner provides an additional resistance against lateral movement of the wafer during the sliding separation of the carrier plate. In certain embodiment, the depth of the recess 210 can be selected so that when the wafer is vacuum-held in the recess 210, the bonded side of the carrier plate is above the top of the recess 210 so as to allow the carrier plate to slide upon application of a shear force by the sliding member 174.
[0174]
[0175]
[0176] The example debonding chuck 300 is described herein in the context of separating a circular wafer from a circular carrier plate. It will be understood, however, that one or more features or concepts described herein can also be implemented in other shaped wafers and carrier plates. Further, such features and concepts can also be implemented in other situations not necessarily involving semiconductor wafers.
[0177] In certain implementations, a wafer-carrier assembly to be separated can be lowered onto the debonding chuck with the wafer on the lower side. Accordingly, the debonding chuck 300 can define a recess 306 (with a diameter D) having a floor surface 314 and a side wall 316 (with a height H). The recess 306 is depicted as being formed relative to an upper surface 304.
[0178] In certain embodiments, the diameter D of the recess 306 can be selected to allow the recess 306 to receive the wafer but not the oversized carrier plate. The upper surface 304 can be dimensioned to allow the peripheral portion of the lower surface of the carrier plate not covered by the wafer to be supported thereon when the wafer is in the recess 306.
[0179] In certain embodiments, the height H of the side wall 316 can be selected to allow the recess 306 to receive the wafer that is yet unseparated from the carrier plate and to provide space between the bottom (unbonded) side of the wafer and the floor surface 316 of the recess 306. The vertical dimension of such a space can be selected such that the wafer, once separated and resting on the floor surface 316, is sufficiently separated from the carrier plate to allow easy removal of the carrier plate. The vertical dimension of the space can also be selected to limit deformations (e.g., flexing) of the wafer as the wafer is being pulled away from the carrier plate. An example of such wafer-flexing is described in greater detail in reference to
[0180] In certain implementations, at least some of the foregoing design criteria can be addressed by a recess diameter D that is greater than the diameter of a wafer but less than the diameter of a carrier plate. For the wafer-plate example where the wafer's diameter is approximately 100 mm and the carrier plate's diameter is approximately 110 mm, the recess diameter D can be in a range of about 101 mm to 108 mm, about 101 mm to 106 mm, or about 101 mm to 104 mm. In certain embodiments, the recess diameter D can be approximately 102 mm for the foregoing example.
[0181] For the wafer-plate example where the wafer's diameter is approximately 150 mm and the carrier plate's diameter is approximately 160 mm, the recess diameter D can be in a range of about 151 mm to 158 mm, about 151 mm to 156 mm, or about 151 mm to 155 mm. In certain embodiments, the recess diameter D can be approximately 152 mm for the foregoing example.
[0182] In certain implementations, at least some foregoing design criteria can be addressed by a recess depth H that is greater than the thickness of a wafer. In certain embodiments, the depth H can be selected to be greater than the wafer thickness and less than about five times the wafer thickness, about four times the wafer thickness, about three times the wafer thickness, or about two times the wafer thickness.
[0183] For the wafer-plate example where the wafer's thickness is approximately 100 m, the recess depth H can be selected to be greater than the thickness by an amount in a range of about 0.001 to 0.002 (approximately 25 m to 50 m). Thus, in certain embodiments, a recess depth H of about 140 m can be utilized.
[0184] In the example shown, the recess 306 is depicted as generally having a cylindrical shape with the side wall 316 being generally perpendicular to the floor surface 314. It will be understood, however, that such a recess shape is not a requirement. For example, the side wall 316 can be angled away from the perpendicular orientation, and yet allow the separated wafer to engage the floor surface 314 while the carrier plate remains supported by the upper surface 304.
[0185] Referring to
[0186] In certain embodiments, the suction provided to the recess 306 can be distributed along the floor surface 314 so as to reduce likelihood of a highly localized suction that can damage a wafer. In the example shown in
[0187] It will be understood that a number of different configurations of holes, grooves, and/or other features can be provided to distribute the suction in the recess. For example, a floor surface can have a number of holes (and no grooves) arranged in a desired pattern along the floor surface. In another example, a number of grooves can be formed so as to be in communication with one or more vacuum pathways that are not necessarily below the floor surface. In yet another example, a number of grooves does not necessarily need to include both the concentric type and the radially extending type. In yet another example, the grooves need not even be symmetric. A number of other configurations are possible.
[0188] It will also be understood that, although the recess portion and the portion having the vacuum pathways are depicted as being part of a single piece, such depiction is for illustrative purpose. Such a structure having the recess portion and the vacuum pathways can be implemented by one or more pieces in a number of ways.
[0189] In certain embodiments, for example, a debonding chuck can include a bottom plate that defines the floor surface and the grooves and holes, but not the vacuum pathways. Such a bonding chuck can then be installed on a platform so as to allow suction communication between the holes and one or more vacuum pathways.
[0190] In certain embodiments, a debonding chuck having one or more of the foregoing features can be fabricated from metal or other resilient materials. For example, a debonding chuck can be fabricated from metal such as aluminum which is relatively easy to machine. Features associated with the example shown in
[0191] In certain embodiments, a debonding chuck can act as a hotplate or be in thermal communication with a heat source so as to allow heating of a wafer-carrier assembly positioned thereon. For such embodiments, materials such as aluminum can be appropriate. In other embodiments, a debonding chuck does not have a heating capability; thus, a wafer-carrier assembly can be heated prior to being positioned on the chuck.
[0192]
[0193]
[0194]
[0195]
[0196]
[0197]
[0198] In certain implementations, the system 370 can further include one or more sensors (component 374) that are configured to sense one or more operating conditions of the system 370. For example, the system 370 can include a heating component 376 configured to heat the wafer-carrier assembly so as to melt the adhesive layer. For such a component, a temperature sensor can be provided so as to monitor the temperature of the wafer-carrier assembly. In another example, the system can include a vacuum component 378 configured to provide the suction to the recess of the debonding chuck. For such a component, a pressure sensor can be provided so as to monitor the pressure associated with the suction being provided to the recess.
[0199] In certain implementations, the system 370 can further include a control component 372 configured to control one or more operations associated with the debonding process. In automated systems, the control component 372 can be configured to coordinate various operations, such as loading of the wafer-carrier assembly on the chuck, heating the wafer-carrier assembly, separating the wafer from the carrier plate, removing the carrier plate, removing the wafer from the chuck, and other related operations.
[0200]
[0201] Thus, in
[0202] When a target temperature T2 is reached, the control component 372 can issue a signal to stop further heating, and to initiate the wafer separation process. Such a separation process can include the vacuum component providing suction to the recess. At such a stage, pressure in the recess can begin an initial value and decrease as suction is applied.
[0203]
[0204] As suction is applied to the recess and the wafer is being pulled at, the associated pressure is depicted as being at or about a level indicated as 382. As the wafer is separated and displacing the lower portion of the recess, the associated pressure is depicted as changing (384) so as to reach a new level indicated as 386. During such a pressure change (e.g., drop in pressure) can be detected, and an appropriate command can be issued by the control component 372 so as to stop the suction.
[0205] As described herein, a number of features such as grooves and/or holes can be provided to the floor surface of the recess so as to distribute the suction's pulling force applied to the wafer. Such distribution and magnitudes of the distributed pulling forces can be adjusted by the size, density, and pattern of such features, as well as the strength of the overall suction being provided.
[0206] The suction strength as applied to the wafer can also be influenced by how well the carrier plate engages with the upper surface of the debonding chuck and seals the recess. For example, the upper surface 304 shown in
[0207] Similarly, the suction strength as applied to the separated wafer can also be influenced by how well the wafer engages with the floor surface of the recess and seals the recess from the vacuum pathways. In the example shown in
[0208] In certain implementations, such good seals may not be desirable, since they can increase the likelihood of damage to the wafer-carrier assembly (before separation) and the wafer (after separation). Thus, in certain embodiments, one or more portions of the recess 306 can be open to the outside by, for example, one or more openings on the side wall. Such opening(s) on the side wall can be dimensioned to limit the pressure differential between the regions above (outside) and below (recess 306) the wafer-carrier assembly. Such opening(s) can also facilitate loading of the wafer-carrier assembly, and removal of the carrier plate after separation in certain implementations.
[0209] Similarly, in certain embodiments, at least some of the suction-distributing features (such as grooves) can be exposed to the outside. Such an exposure of the grooves can be configured to limit the pressure differential between the regions above (recess 360) and below (grooves 308) the wafer. Such opening(s) can also facilitate removal of the separated wafer in certain implementations.
[0210]
[0211] Accordingly, the angled surface 392 allows provides at least some pressure communication between the outside and the recess 306 (indicated as arrow 394a) and between the outside and the grooves 308a, 308b (indicated as arrows 394c, 394b). In certain embodiments, more than one of such pressure relief opening sets can be provided. In certain embodiments, openings for the vacuum pathways and the recess can be provided separately at different locations.
[0212] In certain implementations, one or more features associated with the various embodiments of the debonding chuck described in reference to
[0213] Referring to
[0214] The debonding apparatus 500 can also include a vacuum system (e.g., vacuum pathway 506) configured to provide the suction for separating wafers from carrier plates. The apparatus 500 is shown to include a vacuum control switch 510 for turning the vacuum system on and off, and a heating control 508 that can set the hotplate temperature.
[0215] In the example shown, loading of the wafer-carrier assembly and removal of the separated carrier plate and wafer can be performed manually by an operator. Turning on and off of the vacuum can also be performed manually.
[0216] Also shown in the example, the hotplate can remain heated at a desired temperature (e.g., approximately 130 C. to 170 C.). To facilitate a higher throughput, wafer-carrier assemblies to be debonded can be preheated by a separate heater 530. In
[0217] An example sequence of operations for preheating and debonding can be performed as follows. A wafer-carrier assembly 520 to be preheated can be positioned on the heater 530 with the wafer underneath the carrier plate. Once preheated, the assembly 520 can be transferred to the debonding chuck 502 of the apparatus 500 in the same orientation.
[0218] Once on the chuck 502, the wafer can be separated from the carrier plate. The separated carrier plate can be removed first since it is on the top; and the wafer in the recess of the chuck 502 has its adhesive side facing up. The wafer can be removed from the chuck 502 and positioned on a wafer holder while in the same orientation for cleaning. Thus, one can readily see that the top-loading capability of the chuck and the chuck not requiring any additional devices on its top for the separation process allows the manual sequence of operations to be performed easily, relatively fast, and with lowered risk of damage to the wafer. As described herein, such features of the debonding chuck allow the debonding operation steps to be automated.
[0219]
[0220] Referring to
[0221] Referring to
[0222] Referring to
[0223] In the example shown there are two retaining features 608 separated by a plain edge (of the plate 602) in between and generally centered at the curved end 610. Such a separation of the retaining features 608 allows liquid such as cleaning fluid to drain from the retaining features 608 when the curved end is downward of the tab end (e.g.,
[0224] Referring to
[0225] In certain embodiments, the wafer holder 600 can be formed from relatively rigid and chemical resistant materials such as quartz and glass. In certain embodiments, the wafer holder 600 can be formed from one of the foregoing materials by a process such as molding.
[0226] Referring to
[0227] As shown in
[0228] In certain embodiments, the angle of the slots on the cassette 650 can be selected to be approximately 20 degrees relative to the vertical. In certain embodiments, such an angle can be in a range of approximately 5 to 45 degrees from the vertical; approximately 10 to 30 degrees from the vertical; or approximately 15 to 25 degrees from the vertical.
[0229] In embodiments where the slots on the cassette 650 are angled in the foregoing manner, if the cassette 650 is positioned on a flat surface so that the loading side 656 faces the operator, the wafers can slide out due to the now-downward angle of the slots. Thus, a base unit 660 can be provided (
[0230] In certain embodiments, the cassette 650 can be formed from relatively rigid and chemical resistant materials such as quartz and glass.
[0231] In certain implementations, a cassette (650) that has been filled with wafers (on their holders) can be dipped into one or more solvent tanks to clean the wafers (e.g., by acetone) in known manners. Once cleaned, the cassette (650) can be removed from the solvent tanks and be placed in an oven to dry the wafers. During such cleaning and drying, the cassette (650) can be in the orientation shown in
[0232] In certain implementations, such solvent-cleaned and dried wafers can be ash plasma cleaned to remove residues that may remain.
[0233] More particularly, the cassette 670 is shown to have a generally rectangular box shaped structure formed by frame members 672. To allow ash plasma cleaning of the wafers in a generally uniform manner, the four sides (including the loading side 676) are generally open so as to provide similar exposure for the spaced layers of wafers. Unlike the cleaning cassette 650, the top portion of the ashing cassette 670 includes a cover 678 that is shaped similar to a wafer holder (600 in
[0234] Referring to
[0235] Referring to
[0236] In the example automated system 700, the debonding station 710 can include a heating component (not shown) so as to allow heating of a wafer-carrier assembly 804 via the chuck 800. The debonding station 710 can also include or be in communication with a vacuum system (not shown) so as to facilitate the separation of the wafer-carrier assembly 804 via the chuck 800.
[0237] To position the wafer-carrier assembly 804 on the debonding chuck 800, the assembly 804 is positioned (via the robotic component 740) on the receiving portions of a number of lifting pins 810 that are positioned circumferentially outside the chuck's recess. The receiving portions of the lifting pins 810 can be at similar radial location as that of the upper surface of the recess, so that when the pins are lowered, their receiving portions are at the same or lower level than the upper surface where the carrier plate rests. As shown in
[0238] Referring to
[0239] In certain embodiments, the lowering and/or lifting of each of the lifting pins 810 can be controlled independently. Such a capability can reduce the likelihood that the wafer will also be lifted when the carrier plate is lifted. Such a likelihood can be greater when all of the pins rise at substantially the same time. By raising one pin first, the carrier plate can be further separated or peeled away from the wafer so as to keep the wafer held to the vacuum surface of the chuck 800.
[0240] Once the carrier plate has been removed and the lifting pins 810 retracted, the separated wafer can be removed from the recess of the debonding chuck. In the example shown, the wafer can be lifted out of the recess by an upward suction applied by a suction lifting member 760. Note that the lifting member 760 positioned over the chuck 800 for the purpose of lifting the wafer; and remains away from the chuck during other operations.
[0241] Once the wafer is lifted above the chuck 800, the wafer can be transferred to a robotic arm (e.g., 744) that in turn positions the wafer on the cooling station 720. Once the wafer has cooled sufficiently, the wafer is transferred (via the robotic component 740) to the cleaning station 730 to remove the adhesive.
[0242] Referring to
[0243] In the example shown, a chuck 822 is provided for holding the wafer during the foregoing cleaning process, and for spinning and drying the wafer. To provide a strong hold of the wafer during such spinning, the chuck 822 can be configured to be relatively large and to hold the wafer by vacuum.
[0244] In the example shown, the chuck 822 is in a raised position to receive a wafer. Once the wafer is secured thereon, the chuck 822 can be lowered into a space surrounded by a housing 820. The housing 820 can be dimensioned to capture fluids during the cleaning process, and to contain fluids being spun away from the wafer during the drying process.
[0245] Spray cleaning in the foregoing manner in the automated system 700 has shown to clean the wafers better than the solvent dipping method used after the manual debonding process. In the through-wafer via process on GaAs wafers, the spray cleaning can result in an increase in the overall yield.
[0246]
[0247]
[0248] In certain implementations, the wafers removed from the automated system 700 can be cleaned further via the ash plasma cleaning process. For such a cleaning process, the wafers can be transferred from the Gel-Pak support plates 842 onto the wafer holders (600) described in reference to
[0249] In various implementations, the wafers debonded and cleaned in various manners described herein can be collected for further processing such as testing and singulation.
[0250] Referring to
[0251] Thus, even if there is no recess or the thickness of the wafer is greater than the depth of the recess, the wafer can be vacuum held by the vacuum surface and a relatively rigid carrier plate can be moved or peeled away from the substantially stationary wafer by appropriate raising of lifting members (e.g., lifting pins). For example, by raising one lifting member first, the carrier plate can be separated or peeled away from the wafer while the wafer is held to the vacuum surface.
[0252] In certain embodiments, one or more of the foregoing features can be implemented in a debonding apparatus (manual or automated) that can be configured to separate a wafer from a plate. In certain embodiments, the plate can have a lateral dimension that is larger than a lateral dimension of the wafer, such that an assembly of the wafer and the plate includes a peripheral area on the plate that is not covered by the wafer. In certain embodiments, the wafer and the plate can be dimensioned similarly so that there is little or no peripheral area.
[0253] Such a debonding apparatus can include a chuck having a vacuum surface configured to receive the wafer of the assembly. The apparatus can further include one or more separation members disposed relative to the vacuum surface so as to allow the one or more separation members to engage at least a portion of the plate and move that portion of the plate without directly touching the wafer. Such a forced motion of the plate (induced by the one or more separation members) allows the plate to separate from the wafer when the wafer is held on the vacuum surface by application of vacuum.
[0254] In certain embodiments, the one or more separation members can include one or more lift members. In certain embodiments, such lift members can include a plurality of lift pins (e.g., lift pins 810 of
[0255] In certain embodiments, the one or more lift members can include a blade (e.g., a spatula shaped device) dimensioned and disposed so as to engage the peripheral area on the plate but not the wafer. Such a blade can engage the peripheral area on the plate and lift the plate away from the wafer.
[0256] In certain embodiments, the one or more separation members can include a suction member disposed on the side of the plate that is opposite from the side engaging the wafer. In such an example, the plate may or may not be oversized relative to the wafer. The suction member can be disposed away from the plate's center so as to allow one side of the plate to be separated first from the wafer.
[0257] In certain embodiments, the vacuum surface can be defined by a floor surface of a recess having a lateral dimension that is larger than the lateral dimension of the wafer, but less than the lateral dimension of the plate. In certain embodiments, the recess can have a depth that is selected to be greater than the wafer's thickness such that upon application of the vacuum, the wafer can be pulled away from the plate by the suction force and allowed to become separated from the plate and engage the vacuum surface of the recess.
[0258] In certain implementations, a debonding apparatus having one or more of the foregoing features can be implemented in an automated debonding system or a manual debonding system.
[0259] In some implementations, a carrier plate (also referred to as a wafer carrier herein) for bonding and handling of a wafer can be a circular carrier plate; and such a circular plate can have a diameter that is greater than the wafer's diameter by, for example, 1% or more, 2% or more, 3% or more, 4% or more, 5% or more, 6% or more, 7% or more, 8% or more, 9% or more, 10% or more, 11% or more, 12% or more, 13% or more, 14% or more, 15% or more, 16% or more, 17% or more, 18% or more, 19% or more, 20% or more, 21% or more, 22% or more, 23% or more, 24% or more, or 25% or more. Thus, for providing carrier functionality for 100-mm wafers (sometimes referred to as 4-inch wafers), a circular carrier plate can have a diameter that is approximately 101 mm or more, 102 mm or more, 103 mm or more, 104 mm or more, 105 mm or more, 106 mm or more, 107 mm or more, 108 mm or more, 109 mm or more, 110 mm or more, 111 mm or more, 112 mm or more, 113 mm or more, 114 mm or more, 115 mm or more, 116 mm or more, 117 mm or more, 118 mm or more, 119 mm or more, 120 mm or more, 121 mm or more, 122 mm or more, 123 mm or more, 124 mm or more, or 125 mm or more. For providing carrier functionality for 150-mm wafers (sometimes referred to as 6-inch wafers), a circular carrier plate can have a diameter that is approximately 151.5 mm or more, 153 mm or more, 154.5 mm or more, 156 mm or more, 157.5 mm or more, 159 mm or more, 160.5 mm or more, 162 mm or more, 163.5 mm or more, 165 mm or more, 166.5 mm or more, 168 mm or more, 169.5 mm or more, 171 mm or more, 172.5 mm or more, 174 mm or more, 175.5 mm or more, 177 mm or more, 178.5 mm or more, 180 mm or more, 181.5 mm or more, 183 mm or more, 184.5 mm or more, 186 mm or more, or 187.5 mm or more. Similarly, circular carrier plates for bonding 200-mm, 250-mm, 300-mm, and other sized wafers thereto can be dimensioned accordingly.
[0260] In some embodiments, the foregoing carrier plates can be formed from, for example, sapphire, borosilicate (sometimes referred to as Pyrex), quartz, glass (e.g., SCG72), and other relatively rigid and chemical resistant materials. In some embodiments, such carrier plates can be optically transparent so as allow viewing of the bonded side of the wafer.
[0261] As described herein in reference to Tables 1A and 1B, some carrier plates can have a thickness in a range of about 500 m to about 3000 m. In some embodiments, carrier plates for bonding and handling 100 mm, 150 mm, 200 mm and 300 mm wafers can have example thicknesses of about 1000 m, 1300 m, 1600 m and 1900 m, respectively. It is noted that as carrier plates become thicker and wider for accommodating larger wafers, costs and/or mass densities associated with plate materials can raise concerns. It is also noted that for some materials, formation of thicker carrier plates can be impractical.
[0262] In some implementations, carrier plates (whether or not sized greater than their corresponding wafers) formed from one or more forms of borosilicate materials or materials having one or more similar properties as borosilicates can provide desirable features for processing of wafers. As described herein, carrier plates formed from such a material can provide advantageous features in terms of cost and mass density when compared to, for example, sapphire. Examples of such advantages are described herein in greater detail.
[0263] Further, such borosilicate base carrier plates can be fabricated more efficiently than other materials (e.g., SCG72 glass) when a thickness greater than some value (e.g., 1000 m) is desired. In the context of the example 1300 m (approximate) thick carrier plate for the 150 mm wafer, a borosilicate based carrier plate can be fabricated more effectively than a glass (e.g., SCG72) carrier plate.
[0264] Table 2 lists some example physical properties associated with two example borosilicate-based materials (Pyrex 7740 borosiliacate and Borofloat borosilicate). In some instances, corresponding values of other materials, such as quartz, sapphire, and/or glass are also listed for comparison.
TABLE-US-00003 TABLE 2 GE fused Pyrex 7740 Borofloat Synthetic SCG72 Property quartz borosilicate borosilicate sapphire glass GaAs Thermal coefficient 5.5 32.5 32.5 45.0 72.0 57.3 of expansion (approx. value in a range of 0 to 300 C.) (10.sup.7/ C.) Thermal conductivity 1.1 1.2 32-35 at 25 C. (W/(mK) Specific heat at 25 C. 754 900 (J/kgK) Annealing point ( C.) 1213 560 560 557 Working point ( C.) 1270 1252 Softening point ( C.) 1683 821 815 2040 736 Strain point ( C.) 1122 510 529 Density (g/cm.sup.3) 2.21 2.20 2.23 3.97 2.51 5.32 Tensile strength 58 (kpsi) Flexural strength 10 100 (kpsi) (69 Mpa) Compressive 425 strength (kpsi) Knoop hardness 600 418 480 1525 590 750 (Kg/mm.sup.2) Young's modulus 70 64 63 469 72.9 8.6 10.sup.11 (Gpa) dyn/cm.sup.2 Refractive index 1.46 1.47 1.47 1.77 1.53 Birefringence 394 400 constant (mm.sup.2/N) Transmittance at 91.0% 91.0% 92.0% 440 nm, 1 mm thick Transmittance at 91.8% 92.0% 92.0% 560 nm, 1 mm thick Dielectric constant 3.75 at 4.61 at 4.6 at 9.3-11.5 6.7 at 20 C., 25 C., 25 C., 25 C., 1 MHz 1 MHz 1 MHz 1 MHz Resistivity (cm) 7 10.sup.7 8.1 10.sup.10 8.0 10.sup.10 at 350 C. at 25 C. at 250 C. Dielectric strength 1.3 0.5 16 at 480 (KV/mm) 50 Hz, 25 C. Chemical 81.0% SiO.sub.2, 80.0% SiO.sub.2, composition 13.0% B.sub.2O.sub.3, 12.8% B.sub.2O.sub.3, 4.0% Na.sub.2O.sub.3, 0.6% k.sub.2O, 2.0% Al.sub.2O.sub.3 3.6% Na.sub.2O.sub.3, 2.4% Al.sub.2O.sub.3
[0265] It is noted that a wafer carrier formed from borosilicate (e.g., Pyrex 7740 or Borofloat borosilicate) can weigh approximately half the weight of a similarly sized wafer carrier formed from sapphire, thereby reducing ergonomic and handling issues associated with weight. For example, there can be a difference of about 65 grams between similarly thick sapphire and borosilicate carriers dimensioned for 6-inch wafers. When a number of such wafers are handled in a group (e.g., 25 in a cassette), the total difference in mass of the two types of carriers is about 1.6 kg. Such a difference can yield a significant improvement in ergonomics and/or handling of high-throughput during wafer fabrication processes. It is also noted that due to the lighter weight of the borosilicate carriers, the carriers can transfer easier into tool and cassette slots.
[0266] It is further noted that in some implementations (e.g., wafer carriers for 6-inch wafers), a borosilicate based wafer carrier can have a cost that is about 10% of a similar sized sapphire wafer carrier, thereby providing further advantages for high throughput processing of wafers.
[0267] In some embodiments, features associated with borosilicate based wafer carriers can also be provided by a transparent wafer carrier formed from other types of materials having one or more of the following properties: a thermal coefficient of expansion value (in a temperature range of 0 to 300 C.) in a range of about 1010.sup.7/ C. to about 4010.sup.7/ C.; in a range of about 2010.sup.7/ C. to about 4010.sup.7/ C.; in a range of about 2510.sup.7/ C. to about 3510.sup.7/ C.; or in a range of about 3010.sup.7/ C. to about 3510.sup.7/ C.; and a Knoop hardness value in a range of about 200 Kg/mm.sup.2 to about 550 Kg/mm.sup.2; in a range of about 350 Kg/mm.sup.2 to about 500 Kg/mm.sup.2; or in a range of about 400 Kg/mm.sup.2 to about 500 Kg/mm.sup.2.
[0268] As described herein, a wafer carrier can be a plate having a shape (e.g., a circular shape) for accommodating a wafer. In some implementations, such a wafer carrier can include a perimeter portion that interconnects the two surfaces of the plate. In the context of a circular shaped wafer carrier, such a perimeter portion can be defined by a side wall at the overall radius of the circular plate.
[0269]
[0270] In some wafer processing operations, relatively sharp corners (such as the right-angled corners 1006a, 1006b of
[0271]
[0272]
[0273]
[0274] In some embodiments, a chamfer 1016 of
[0275] In some embodiments, a chamfer 1016 of
[0276] In some embodiments, the chamfer 1016 can be substantially symmetric, such that the angles 1 and 2 are approximately equal. In other embodiments, the angles 1 and 2 can be different.
[0277] In some embodiments, a chamfer 1016 of
[0278] In some implementations, a chamfer 1016 can be configured so that its dimensions L and T are not necessarily fractions of the plate thickness. For example, if the thickness of a plate doubles, then chamfer dimensions that depend on thickness can unnecessarily double (e.g., from X % of T to X % of 2T, thereby requiring a more difficult chamfer formation) whereas the smaller chamfer can provide sufficiently desirable operating features (e.g., reduction in likelihood of chipping and/or easier insertion into slots and the like).
[0279] Accordingly, a chamfer 1016 of
[0280]
[0281] In some embodiments, a curved corner 1036 of
[0282] In some implementations, a curved corner 1036 can be configured so that its radius of curvature is not necessarily a fraction of the plate thickness. For example, if the thickness of a plate doubles, then a radius of curvature that depend on thickness can unnecessarily double (e.g., from X % of T to X % of 2T, thereby requiring a more difficult curved corner formation) whereas the smaller curved corner can provide sufficiently desirable operating features (e.g., reduction in likelihood of chipping and/or easier insertion into slots and the like).
[0283] Accordingly, a curved corner 1036 of
[0284]
[0285] The example non-circular-arc curve of the corner 1046 can also be quantified by dimensions L and T described in reference to
[0286] In some implementations, a wafer carrier plate having one or more features described in reference to
[0287] In some embodiments, a wafer carrier plate can have one or both corners associated with its sidewall configured with one or more features described in reference to
[0288] In some implementations, various corner profiles described in reference to
[0289] Other methods can also be implemented to obtain a rounded profile at the edge of a wafer carrier plate to thereby reduce the likelihood of edge damages. For example, heat can be applied to the edge of a wafer carrier; and the softened edge can rounded by partial melting or by shaping with an appropriate shaping tool. A number of other edge rounding methodologies are also possible.
[0290] As described herein, wafer carrier plates having curved corners or reduced-sharpness corners (e.g., chamfered corners) can reduce the likelihood of chipping during handling procedures. Further, such corners can make some wafer processing operations (e.g., insertion into slots, recesses, etc.) easier and more reliable. Accordingly, such advantageous features can result in not only longer operational life of a wafer carrier, but also lower failure rates of the wafers being processed.
[0291] Unless the context clearly requires otherwise, throughout the description and the claims, the words comprise, comprising, and the like are to be construed in an inclusive sense, as opposed to an exclusive or exhaustive sense; that is to say, in the sense of including, but not limited to. The word coupled, as generally used herein, refers to two or more elements that may be either directly connected, or connected by way of one or more intermediate elements. Additionally, the words herein, above, below, and words of similar import, when used in this application, shall refer to this application as a whole and not to any particular portions of this application. Where the context permits, words in the above Detailed Description using the singular or plural number may also include the plural or singular number respectively. The word or in reference to a list of two or more items, that word covers all of the following interpretations of the word: any of the items in the list, all of the items in the list, and any combination of the items in the list.
[0292] The above detailed description of embodiments of the invention is not intended to be exhaustive or to limit the invention to the precise form disclosed above. While specific embodiments of, and examples for, the invention are described above for illustrative purposes, various equivalent modifications are possible within the scope of the invention, as those skilled in the relevant art will recognize. For example, while processes or blocks are presented in a given order, alternative embodiments may perform routines having steps, or employ systems having blocks, in a different order, and some processes or blocks may be deleted, moved, added, subdivided, combined, and/or modified. Each of these processes or blocks may be implemented in a variety of different ways. Also, while processes or blocks are at times shown as being performed in series, these processes or blocks may instead be performed in parallel, or may be performed at different times.
[0293] The teachings of the invention provided herein can be applied to other systems, not necessarily the system described above. The elements and acts of the various embodiments described above can be combined to provide further embodiments.
[0294] While certain embodiments of the inventions have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the disclosure. Indeed, the novel methods and systems described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the methods and systems described herein may be made without departing from the spirit of the disclosure. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the disclosure.