Asymmetrically-switched modulation scheme
09628063 ยท 2017-04-18
Assignee
Inventors
Cpc classification
H03K7/00
ELECTRICITY
International classification
H03K7/00
ELECTRICITY
Abstract
An asymmetric modulation scheme may be used to drive two output nodes coupled to a load. The asymmetric modulation scheme may be one-sided such that the switching rate of a first output node is lower than the switching rate of a second output node. The first output node may be switched only to change a direction of current between the first output node and the second output node, while the second output node is switched to convey the information of an input signal. The asymmetric modulation scheme may be used to drive a speaker to reduce noise at the first output node to improve accuracy of current monitoring through the speaker by a current monitor coupled at the first output node.
Claims
1. An apparatus, comprising: a processor comprising a first input node, a first output node, and a second output node, in which the processor is configured to: receive at least one analog signal at the first input node; modulate the first output node at a first constant potential when the received analog signal is larger than a first threshold value and at a second constant potential when the received analog signal is smaller than a second threshold value, wherein the first constant potential is different from the second constant potential; and modulate the second output node by switching the second output node between the first constant potential and the second constant potential corresponding to the received analog signal, wherein the second output node is switched between the first constant potential and the second constant potential while the first output node is held at either the first constant potential or the second constant potential.
2. The apparatus of claim 1, in which the processor is configured to modulate the first node and the second node asymmetrically.
3. The apparatus of claim 1, in which the processor is configured to modulate the first output node and the second output node according to a pulse-width modulation (PWM) scheme.
4. The apparatus of claim 1, in which the processor is configured to modulate the first output node and the second output node according to pulse-frequency modulation (PFM) scheme.
5. The apparatus of claim 1, in which the processor is configured to modulate the first output node and the second output node according to a combination of a pulse-width modulation (PWM) scheme and a pulse-frequency modulation (PFM) scheme.
6. The apparatus of claim 1, in which the processor is configured to receive a differential signal at the input node.
7. The apparatus of claim 1, further comprising a digital-to-analog converter (DAC) coupled to the first input node, the digital-to-analog converter comprising a digital input node having at least a two-bit input.
8. The apparatus of claim 1, further comprising: an amplifier coupled to the processor; and a speaker coupled to the amplifier.
9. The apparatus of claim 8, further comprising a current monitor coupled to the amplifier and to the speaker.
10. A method, comprising: receiving at least one analog signal; driving a first output node at a first constant potential when the received analog signal is larger than a first threshold value and at a second constant potential when the received analog signal is smaller than a second threshold value, wherein the first constant potential and the second constant potential are different; and driving a second output node by switching the second output node between the first constant potential and the second constant potential corresponding to the received analog signal, wherein the second output node is switched between the first constant potential and the second constant potential while the first output node is held at the first constant potential while the first output node is held at either the first constant potential or the second constant potential.
11. The method of claim 10, in which the first output node and the second output node are driven asymmetrically.
12. The method of claim 10, in which the first output node and the second output node are driven according to a pulse-width modulation (PWM) scheme.
13. The method of claim 10, in which the first output node and the second output node are driven according to a pulse-frequency modulation (PFM) scheme.
14. The method of claim 10, in which the first output node and the second output node are driven according to a combination of a pulse-width modulation (PWM) scheme and a pulse-frequency modulation (PFM) scheme.
15. The method of claim 10, in which the step of receiving at least one analog signal comprises receiving two analog signals in a differential configuration.
16. The method of claim 10, in which the step of receiving at least one analog signal comprises receiving at least one analog signal from a digital-to-analog converter (DAC).
17. The method of claim 10, further comprising driving current between the first output node and the second output node through a speaker.
18. The method of claim 17, further comprising monitoring a current through the speaker.
19. An apparatus, comprising: means for receiving a signal; means for driving a first output node at a first constant potential when the received signal is larger than a first threshold value and at a second constant potential when the received signal is smaller than a second threshold value, wherein the first constant potential is different from the second constant potential; and means for driving a second output node by switching the second output node between the first constant potential and the second constant potential corresponding to the received signal, wherein the means for driving the second output node switches the second output node between the first constant potential and the second constant potential while the first output node is held at either the first constant potential or the second constant potential.
20. The apparatus of claim 19, further comprising a speaker coupled to the first driving means and the second driving means.
21. The apparatus of claim 20, further comprising a current monitoring device coupled to the speaker.
22. The apparatus of claim 19, in which the first driving means and the second driving means generates an asymmetrical output between the first output node and the second output node.
23. A method, comprising: receiving a signal; and modulating the signal onto a first node and a second node, comprising: driving the first node at a first constant potential when the received signal is larger than a first threshold value and at a second constant potential when the received signal is smaller than a second threshold value, wherein the first constant potential is different from the second constant potential; and driving the second node by switching the second node between the first constant potential and the second constant potential corresponding to the received signal, wherein the second output node is switched between the first constant potential and the second constant potential while the first output node is held at either the first constant potential or the second constant potential.
24. The method of claim 23, in which the step of modulating the signal comprises modulating the signal according to at least one of a pulse-width modulation (PWM) scheme and a pulse-frequency modulation (PFM) scheme.
25. The method of claim 24, in which a first average voltage of the first node is different from a second average voltage of the second node.
26. The method of claim 24, in which the step of driving the first node comprises switching a voltage of the first node to change a direction of current from the first node to the second node, and in which the step of driving the second node comprises switching a voltage of the second node to represent a change of amplitude of the received signal.
27. The method of claim 26, in which the step of switching the first node comprises switching the first node at a rate between approximately 0 hertz and approximately 20 kilohertz, and in which the step of switching the second node comprises switching the second node at a rate between approximately 200 kilohertz and approximately 2 megahertz.
28. The method of claim 23, in which receiving the signal comprises receiving an audio signal, and in which the method further comprises driving a speaker with current from the first node and the second node.
29. The method of claim 28, further comprising monitoring current through the speaker comprises measuring current at the first node.
30. An apparatus, comprising: a first driver configured to receive a first signal and to provide a first output to a first node; a second driver configured to receive a second signal and to provide a second output to a second node; and a processor coupled to the first driver and the second driver, the processor configured to perform the steps of: outputting the first signal to the first driver to generate a first constant potential when a received signal is larger than a first threshold value and to generate a second constant potential when the received signal is smaller than a second threshold value, wherein the first constant potential is different from the second constant potential; and outputting the second signal to the second driver by switching the second node between the first constant potential and the second constant potential corresponding to the received signal, wherein the second output node is switched between the first constant potential and the second constant potential while the first output node is held at either the first constant potential or the second constant potential, in which the first signal is asymmetrical from the second signal.
31. The apparatus of claim 30, further comprising a speaker coupled to the first node and to the second node, in which the processor is further configured to perform the steps of: receiving an audio signal; and processing the audio signal to generate the first signal and the second signal.
32. The apparatus of claim 31, further comprising: a resistor coupled to the first node and to the speaker; and a current monitor coupled to the resistor.
33. The apparatus of claim 30, further comprising: a first predriver coupled to the first driver; and a second predriver coupled to the second driver.
34. The apparatus of claim 30, in which the processor is further configured to modulate the first signal and the second signal according to at least one of a pulse-width modulation (PWM) scheme and a pulse-frequency modulation (PFM) scheme.
35. The apparatus of claim 34, in which a first average voltage of the first signal is different from a second average voltage of the second signal.
36. The apparatus of claim 30, in which the processor is further configured to perform the steps of: switching the first signal at a rate between approximately 0 hertz and approximately 20 kilohertz; and switching the second signal at a rate between approximately 200 kilohertz and approximately 2 megahertz.
Description
BRIEF DESCRIPTION OF THE DRAWINGS
(1) For a more complete understanding of the disclosed system and methods, reference is now made to the following descriptions taken in conjunction with the accompanying drawings.
(2)
(3)
(4)
(5)
(6)
(7)
(8)
DETAILED DESCRIPTION
(9)
(10) In a range 302, the input signal to the modulator is below the first threshold, V.sub.TH,1, and above the second threshold, V.sub.TH,2. In this range 302, the amplitude of the input signal may be too small to introduce glitches to the load when driven by the first output node, Out.sub.p, and the second output node Out.sub.m. The modulator may encode the input signal for output to the first output node, Out.sub.p, and the second output node, Out.sub.m, according to an asymmetric mode or another conventional mode, such as those illustrated in
(11) The modulation scheme of
(12) In conventional modulation schemes the output node Out.sub.p may exceed V.sub.DD or fall below gnd, even when Out.sub.p is at a steady-state value other than in the high-to-low or low-to-high transition. By using this modulation scheme, the voltages at node Out.sub.p may not receive a voltage value beyond the amplifier power supply rails, such as above V.sub.DD or below gnd, when Out.sub.p is at steady-state value. That is, the voltage at node Out.sub.p and the direction of the current going through the speaker load are synchronized when this current is large. In asymmetrical modulation, when Out.sub.p is connected to V.sub.DD, current flows out of the Out.sub.p node, and while Out.sub.p is connected to gnd, current flows into Out.sub.p, thus preventing Out.sub.p to be above V.sub.DD or below gnd. If using traditional modulation schemes, the voltage at nodes Out.sub.p and/or Out.sub.m may be more than one volt (1 Volt) beyond the power rails, which can create problems for any switches connected to these two nodes. By using this new modulation scheme, only small or no disturbances occur when the current is small, such as in the zone where signal is below the first threshold but larger than the second threshold. For speaker protection or speaker linearization, the current information obtained for the audio signal when the load current is very low is not as important as when the load current is large. Ringing voltage at nodes Out.sub.p or Out.sub.m caused by switching may also be much smaller when the load current is small.
(13)
(14) If the input signal is below a first amplitude, then the method 400 continues to block 404 to perform in-phase modulation of the input signal on a first output node and a second output node. Although in-phase modulation is shown at block 404, other modulation schemes may be used to encode the input signal when the input signal is below a first amplitude. The method 400 may return to block 402 to determine when the input signal exceeds the first amplitude.
(15) If the input signal is not below a first amplitude, such as when the input signal is above the threshold V.sub.TH,1 or below the threshold V.sub.TH,2, the method 400 continues to block 406 to determine if the polarity of the input signal switched. If the polarity switched, then the polarity of the first output node is switched at block 408 and the method 400 continues to block 410. If the polarity did not switch, then the method 400 continues to block 410. At block 410, the method 400 performs asymmetric modulation of the input signal on a first output node and a second output node, in which the first output node is substantially constant. The method 400 may return to block 402 to determine when the input signal falls below the first amplitude.
(16)
(17) The modulation scheme described above with reference to
(18)
(19) At block 604, a first output node is driven at a first potential when the received analog signal is higher than a first threshold value and at a second potential when the received analog signal is lower than a second threshold value. At block 606, a second output node is driven by switching the second output node between the first potential and the second potential corresponding to the received input signal. That is, the second output node is switched to convey the information of the input signal and the first output node is switched to control a direction of current between the first output node and the second output node.
(20)
(21) A first driver 702 may drive the first output node, Out.sub.p, and a second driver 704 may drive the second output node Out.sub.m. In certain embodiments, a first predriver 712 may be coupled to the first driver 702, and a second predriver 714 may be coupled to the second driver 704. The predrivers 712 and 714 may receive signals from a processor 720, which processes an input signal received at an input signal node 722 by modulating the input signal for output by the drivers 702 and 704 onto the first output node, Out.sub.p, and the second output node, Out.sub.m, respectively. The processor 720 may include any circuit for modulating input signals, such as a modulator. The processor 720 may output a first signal and a second signal through a first output node and a second output node, which are the modulated waveforms, such as shown in waveforms 312 and 314 of
(22) The processor 720 may receive an input signal through an input signal node 722. The input signal may be processed by the processor 720 according to the description above provided with reference to
(23) If implemented in firmware and/or software, the functions described above may be stored as one or more instructions or code on a computer-readable medium. Examples include non-transitory computer-readable media encoded with a data structure and computer-readable media encoded with a computer program. Computer-readable media includes physical computer storage media. A storage medium may be any available medium that can be accessed by a computer. By way of example, and not limitation, such computer-readable media can comprise RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to store desired program code in the form of instructions or data structures and that can be accessed by a computer. Disk and disc includes compact discs (CD), laser discs, optical discs, digital versatile discs (DVD), floppy disks and blu-ray discs. Generally, disks reproduce data magnetically, and discs reproduce data optically. Combinations of the above should also be included within the scope of computer-readable media.
(24) In addition to storage on computer readable medium, instructions and/or data may be provided as signals on transmission media included in a communication apparatus. For example, a communication apparatus may include a transceiver having signals indicative of instructions and data. The instructions and data are configured to cause one or more processors to implement the functions outlined in the claims.
(25) Although the present disclosure and certain representative advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the disclosure as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the present disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.