Through substrate vias and device
09607915 · 2017-03-28
Assignee
Inventors
Cpc classification
H01L2924/0002
ELECTRICITY
H01L23/49872
ELECTRICITY
H01L2924/0002
ELECTRICITY
B81B7/007
PERFORMING OPERATIONS; TRANSPORTING
H01L2924/00
ELECTRICITY
H01L21/50
ELECTRICITY
H01L23/49827
ELECTRICITY
H01L21/76879
ELECTRICITY
International classification
H01L23/498
ELECTRICITY
B81C1/00
PERFORMING OPERATIONS; TRANSPORTING
H01L21/768
ELECTRICITY
H01L21/50
ELECTRICITY
B81B7/00
PERFORMING OPERATIONS; TRANSPORTING
Abstract
Method of making through-substrate-vias in glass substrates includes providing a first substrate on which a plurality of needles protruding vertically from the substrate are made; providing a second substrate made of glass; locating the substrates adjacent each other such that the needles on the first substrate face the second substrate; applying heat to a temperature where the glass softens, by heating the glass or the needle substrate or both; applying a force such that the needles on the first substrate penetrate into the glass to provide impressions in the glass; and finally, removing the first substrate and providing material filling the impressions in the second substrate made of glass. A device includes a silicon substrate having a cavity in which a MEMS component is accommodated, and a cap wafer made of a material having a low dielectric constant, and through substrate vias of metal, is bonded to the silicon substrate.
Claims
1. A device, comprising: a MEMS component (104), a silicon substrate (100; 200) having a cavity (102) in which the MEMS component (104) is accommodated, a cap wafer (300) bonded to the silicon substrate and extending over the cavity (102) and the MEMS component (104), the cap wafer being a glass wafer 200-400 m thick, high conductivity vias extending through the cap wafer, the vias comprising a core of silicon, a diffusion barrier against the silicon, and a metal coating against the diffusion barrier, the diffusion barrier preventing metal diffusion into the silicon, the diffusion barrier being a layer of an element from the group consisting of Ni, W, Ti, TiN, Ni, Ru, and Ta and alloys thereof, and a depression (109) within the cap wafer, the depression being directed toward and located over the MEMS component (104) and over the cavity (102) of the silicon substrate, the depression for accommodating movements of said MEMS component (104).
2. The device according to claim 1, wherein the MEMS component (104) is monolithically integrated in a portion of the silicon substrate (200) provided between the cavity (102) of the silicon substrate (100) and the depression (109) within the cap wafer (300).
3. The device according to claim 1, wherein a pitch via-to-via is in a range of 100-500 m.
4. The device according to claim 1, wherein the metal coating comprises a member of the group consisting of copper (Cu), Au, Ag, Pt and Ru, and alloys combinations of copper (Cu), Au, Ag, Pt and Ru.
5. The device according to claim 1, wherein the metal coating is a plated coating.
6. The device according to claim 1, wherein the silicon of the vias have a resistance of at least 1 .
Description
BRIEF DESCRIPTION OF THE DRAWINGS
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(10)
(11)
(12)
DETAILED DESCRIPTION
(13) Generally, the invention relates to a method of making through-substrate-vias in substrates having low dielectric constant, such as glass or synthetic polymers, comprising the steps of providing a first substrate on which a plurality of vertically protruding needles are provided (i.e. protruding vertically from the substrate); providing a second substrate made of a material having a low dielectric constant, e.g. glass; locating the substrates adjacent each other such that the needles on the first substrate face the second substrate; heating the second substrate made of a material having a low dielectric constant to a temperature where it softens, preferably without melting; applying a force on the first substrate such that the needles thereon penetrate into the material having a low dielectric constant to provide impressions in the material; and removing the first substrate and providing material filling the impressions in the second substrate made of material having a low dielectric constant. Suitably the second substrate is grinded on both sides to provide planar surfaces such that the material filling the impressions becomes exposed. Preferably the material filling the impressions is silicon, optionally doped and/or further comprises metal in a layer at the interface against the material having a low dielectric constant in the substrate. In one embodiment the entire first substrate with its needles is removed from the substrate material having a low dielectric constant to leave a structured substrate having a plurality of impressions formed therein, and the impressions are filled with metal. Alternatively the entire first substrate with its needles is removed from the substrate material having a low dielectric constant to leave a structured substrate having a plurality of impressions formed therein; providing a third substrate having needles provided thereon; inserting the needles into said impressions; removing the substrate but breaking off the needles leaving the needles inside the impressions; and grinding both sides of the substrate of a material having a low dielectric constant to provide planar surfaces such that the needles filling the impressions becomes exposed. In this embodiment the needles suitably have a slightly larger diameter than the impressions. In a further embodiment the step of removing the substrate comprises separating the substrate from the needles such that the needles remain in the impressions; and grinding both sides of the substrate of a material having a low dielectric constant to provide planar surfaces such that the needles filling the impressions becomes exposed.
(14) The resulting wafer having TGVs of silicon can be used as a capping wafer for a MEMS device. In particular it is useful in applications where it is desirable that stray capacitances of the via structures are reduced substantially, such as in accelerometers, gyros, etc., where capacitive sensing is used.
(15) One embodiment of the method is schematically illustrated in
(16) It is notable and one of the great advantages of the invention that the via pitch, i.e. center-to-center distance of the vias can be made small, in the interval 100-500 m, due to the fact that needles can be made with a tight pitch.
(17) A glass substrate 14 is also provided. Suitable glass qualities are boron silicate glass, phosphorous based glass. The glass substrate is heated by suitable means such as by placing it on a hot plate 16, to about 650 C., such that it becomes deformable. It should not be heated to the point where it begins to melt though. The actual temperature is of course material dependent, and the purer the glass is the higher the temperature can be. Also, the actual metal used sets limits to the usable temperatures. Thus, temperatures in the range 400-1000 C. are possible. It is of course also possible to heat the needle substrate too, in which case there can be provided a hot plate 16 in contact therewith. The advantage of not melting the glass is that the glass structure is preserved.
(18) The silicon substrate 10 with its needles 11 is positioned above the glass substrate (as seen in the figure) in a set which allows the silicon substrate to be moved towards the glass substrate and there is also provided suitable means to allow application of a pressure force F on the silicon substrate. Of course the orientation of the substrates could be the opposite. The means for applying pressure could be any type of mechanical device such as pneumatic, hydraulic or purely mechanical, as long as it is possible to apply a controlled and constant force that makes the needles penetrate into the glass substrate in a controlled manner.
(19) In
(20) In
(21) The structure obtained and shown in
(22) In order to provide higher conductivity the needles 11 are suitably metallized. Such metallization can be obtained by different methods, such as plating (both electroplating and electroless plating), deposition of metal by physical techniques (PVD), chemical methods (CVD), ALD, evaporation, wet-chemistry i.e. deposition from solutions.
(23) Preferred materials are metals or metal alloys, one preferred metal is copper (Cu). Alternatives to Cu could be Au, Ag, Pt, Ru. Sometimes for certain metals it is desirable to provide a barrier against diffusion of the metal into the silicon. Such barrier can be a layer of nickel (Ni), which can be deposited by similar methods as mentioned above. Other materials that are possible are tungsten (W), Ti, TiN, Ni, Ru, Ta and alloys thereof.
(24) However, a potential problem with metal coated needles is illustrated in
(25) One way to remedy this is as follows.
(26) Namely, the method is performed in two steps, a first step where a needle carrying substrate, like the one shown in
(27) In a further embodiment the needles 11 are made as shown in
(28) This geometry will effectively function to plough through the glass 14, thereby protecting the metallization on the stem 12 from being peeled off. This is schematically illustrated in
(29) The surface of the wafer after grinding is indicated with a broken line S in
(30) The product obtained by the above described processes is generically described as a wafer of a material having a low dielectric constant and with vias of metal extending through the wafer.
(31) This wafer is usable as a capping structure or simply cap for covering and sealing off cavities in e.g. MEMS devices. Examples of components that are provided in sealed cavities are resonators, RF switches, accelerometers, gyros etc.
(32) In particular when the component is a capacitive sensor the deflections causing capacitive changes are extremely small, and the delta C is in the order of femto-Farad to atto-Farad. Such small delta C would be completely drowned in the stray capacitances caused if the substrate in which the vias are provided is e.g. silicon. If a glass substrate made according to the present invention is used these stray capacitances become negligible or at least controllable.
(33) Thus, for making such devices using the technology disclosed herein for capping purposes, a semiconductor wafer is suitably processed to provide a depression usable as a vacuum cavity in which a functional component can be accommodated and can move freely. Suitable routing structures are made so as to provide points of contact on the field of the wafer, i.e. on the planar surface surrounding the depressions.
(34) Reference is made to
(35) Thus, a semiconductor wafer 100, generally 300-600 m thick, is shown in which a depression 102 is formed, suitably 5-50 m deep, this depression in many applications being used as a vacuum cavity. In other applications the cavity can be filled with a controlled atmosphere comprising a suitable gas at a suitable pressure.
(36) A second wafer 200 is provided, suitably 8-60 m thick, in which a monolithically integrated component 104 is made, e.g. a deflectable member connected to the surrounding structure by means of hinges 106, e.g. gimbals or other structures enabling motion in one or more directions. These hinges 106 are schematically illustrated with broken lines.
(37) Suitable routing 108 is made to provide for points of contact on the wafer field area 107. The routing structure is only schematically illustrated and can comprise fairly complex patterns for fanning out etc. However, this forms no part of the invention per se, and the skilled man will be able to design such routing structures without inventive work.
(38) The first and second wafers are normally provided together as a so called C-SOI wafer, commercially available, wherein the first wafer 100 is the handle part of the C-SOI, and the second wafer 200 is the device layer of the C-SOI. Such composite wafers can even be obtained prefabricated with a depression 102. In the case a C-SOI is used there is a buried oxide layer BOX provided between the device and handle parts, respectively. Thus, a BOX is never in reality provided as shown in
(39) However, it is also possible to provide the first wafer 100 as a separate wafer, but then it would be necessary to use a SOI wafer the device layer of which would constitute the second wafer 200 in which the MEMS component is integrated. The handle layer would then be removed before finishing the structure. In this case the oxide layer BOX in
(40) A third wafer 300, normally 200-400 m thick, obtained by any of the methods described above, i.e. comprising a material having low dielectric constant, such as glass, and having TSVs 110 provided in positions matching the routing structures 108 is provided. It is notable that the pitch of the TSVs 110 can be made tight, 100-500 m. In this wafer a very shallow depression 109, <5 m deep, is made by suitable methods, such as etching, and provided so as to match the component 104 in the second wafer 200. This is required if the component is to be freely movable.
(41) Now, when the structure comprising the first and second wafers with a depression 102 and the desired MEMS component 104 has been obtained, the third wafer comprising the vias is bonded to the package of the first and second wafers, to obtain a structure as schematically illustrated in