DRIVER ARRANGEMENT AND METHOD FOR PROVIDING AN ANALOG OUTPUT SIGNAL

Abstract

A driver arrangement (10) comprises a digital controller (11) that is configured to receive a digital input signal (SDI) and a driver (12) that comprises a driver input (14) and a driver output (15) and is configured to provide an analog output signal (SANO) at the driver output (15). The driver arrangement (10) comprises a coupling circuit (13) that comprises a digital-to-analog converter (19) and a feedback circuit (24). The digital-to-analog converter (19) comprises a converter input (20) coupled to the digital controller (11) and a converter output (21) coupled to the driver input (14). The feedback circuit (24) is coupled to the driver output (15) and to a feedback input (17) of the digital controller (11).

Claims

1. A driver arrangement, comprising: a digital controller that is configured to receive a digital input signal, a driver that comprises a driver input and a driver output and is configured to provide an analog output signal at the driver output, a coupling circuit that comprises a digital-to-analog converter, a feedback circuit and a change-over switch and a hold circuit that is arranged between the change-over switch and the driver input, wherein the digital-to-analog converter comprises a converter input coupled to the digital controller and a converter output and the feedback circuit is coupled to the driver output and to a feedback input of the digital controller, wherein in a driving phase, the converter output is coupled to the driver input via the change-over switch and the hold circuit and in a sense phase, the converter output is connected to an input of the feedback circuit via the change-over switch and wherein the driving phase follows the sense phase that in turn follows a previous driving phase, wherein the coupling circuit is designed to convert the analog output signal into a digital feedback signal in the sense phase by a successive approximation register principle by means of the digital-to-analog converter and the feedback circuit and to provide the digital feedback signal to the feedback input of the digital controller.

2. The driver arrangement according to claim 1, wherein the digital controller is configured to provide a digital signal to the digital-to-analog converter and the digital-to-analog converter is configured to convert the digital signal into an analog signal and to provide the analog signal to the driver input via the change-over switch and the hold circuit in the driving phase.

3. The driver arrangement according to claim 1, wherein the coupling circuit comprises a multiplexer having a first input coupled to an output of the digital controller, a second input coupled to an output of the feedback circuit and an output coupled to the converter input.

4. The driver arrangement according to claim 1, wherein the change-over switch has an input coupled to the converter output, a first output coupled to the driver input via the hold circuit and a second output coupled to the input of the feedback circuit.

5. The driver arrangement according to claim 1, wherein the feedback circuit comprises a comparator and a logic circuit that is coupled on its input side to an output of the comparator and on its output side to the feedback input of the digital controller.

6. The driver arrangement according to claim 5, wherein the comparator is designed for an algorithm for conversion of the analog output signal into the digital feedback signal.

7. The driver arrangement according to claim 5, wherein the comparator is coupled on its input side to the driver output and to the converter output.

8. The driver arrangement according to claim 5, wherein the logic circuit is coupled on its output side to the converter input.

9. The driver arrangement according to claim 1, wherein the driving phase and the sense phase alternate and the digital-to-analog converter is implemented for digital-to-analog conversion for providing an analog signal to the driver in the driving phase and for analog-to-digital conversion of the analog output signal into a digital feedback signal in the sense phase.

10. The driver arrangement according to claim 9, wherein in the driving phase that follows a previous sense phase the digital controller is configured to provide a digital signal as a function of the digital input signal, of the digital feedback signal received in the previous sense phases and of the digital input signal received in the previous driving phase.

11. A. method for providing an analog output signal, comprising: receiving a digital input signal by a digital controller, providing a digital signal by the digital controller to a digital-to-analog converter that converts the digital signal into an analog signal and provides the analog signal to a driver via a change-over switch and a hold circuit in a driving phase, providing an analog output signal by the driver as a function of the analog signal and converting the analog output signal into a digital feedback signal that is generated by a feedback circuit and the digital-to-analog converter in a sense phase by a successive approximation register principle and providing the digital feedback signal to the digital controller, wherein in the driving phase, a converter output of the digital-to-analog converter is coupled to a driver input of the driver via the change-over switch and the hold circuit that is arranged between the change-over switch and the driver input and in the sense phase, the converter output is connected to an input of the feedback circuit via the change-over switch, and wherein the driving phase follows the sense phase that in turn follows a previous driving phase.

12. A driver arrangement, comprising: a digital controller that is configured to receive a digital input signal, a driver that comprises a driver input and a driver output and is configured to provide an analog output signal at the driver output and a coupling circuit that comprises a digital-to-analog converter, a feedback circuit and a change-over switch, wherein the digital-to-analog converter comprises a converter input coupled to the digital controller and a converter output, wherein the change-over switch comprises an input coupled to the converter output, a first output coupled to the driver input and a second output coupled to an input of the feedback circuit, and wherein another input of the feedback circuit is coupled to the driver output and the feedback circuit is coupled to a feedback input of the digital controller.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0045] The patent application will be described in detail below for several exemplary embodiments with reference to the figures. Components and circuit parts that are functionally identical or have the identical effect bear identical reference numbers. Insofar as components or circuit parts correspond to one another in function, a description of them will not be repeated in each of the following figures. Therein:

[0046] FIGS. 1A to 1C show exemplary embodiments of a driver arrangement.

[0047] FIGS. 2A to 2E show exemplary embodiments of different phases of a driver arrangement.

DETAILED DESCRIPTION

[0048] FIG. 1A shows an exemplary embodiment of a driver arrangement 10. The driver arrangement 10 comprises a digital controller 11, a driver 12 and a coupling circuit 13. The coupling circuit 13 couples the digital controller 11 to the driver 12. The driver 12 comprises a driver input 14 and a driver output 15. The digital controller 11 comprises an output 16, a feedback input 17 and an input 18. The coupling circuit 13 comprises a digital-to-analog converter 19, abbreviated to DAC 19, with a converter input 20 and a converter output 21. The output 16 of the digital controller 11 is coupled to the converter input 20. The converter output 21 is coupled to the driver input 14. Furthermore, the coupling circuit 13 comprises a feedback circuit 24. The feedback circuit 24 is coupled on its input side to the driver output 15 and on its output side to the feedback input 17 of the digital controller 11. The feedback circuit 24 is realized as an analog-to-digital converter 22, abbreviated to ADC 22. The ADC 22 connects the driver output 15 to the feedback input 17. The driver arrangement 10 comprises a digital circuit 23 that is coupled to the input 18 of the digital controller 11. In one example, the digital circuit 23 may be realized as a microprocessor or digital core.

[0049] A digital input signal SDI is provided to the digital controller 11 via the input 18. The digital circuit 23 generates the digital input signal SDI. The digital controller 11 generates a digital signal SD. The digital signal SD is provided to the converter input 20. The DAC 19 converts the digital signal SD into an analog signal SAN by digital-to-analog conversion. The analog signal SAN is applied to the driver input 14. The driver 12 generates an analog output signal SANO as a function of the analog signal SAN. The analog output signal SANO may have the form of an output voltage. The analog output signal SANO is applied to an input of the ADC 22 that generates a digital feedback signal SF by analog-to-digital conversion of the analog output signal SANO. The digital feedback signal SF is provided to the feedback input 17 of the digital controller 11.

[0050] The digital controller 11 generates the digital signal SD as a function of the digital input signal SDI and of the digital feedback signal SF. The digital signal SD is calculated by the digital controller 11 in such a manner that the difference between the digital feedback signal SF and the digital input signal SDI is minimized. The digital controller 11 aims at generating the digital signal SD with such a value that the digital feedback signal SF is equal to the digital input signal SDI. Thus, the influence of any disturbance which changes the value of the analog output signal SANO or has an influence on the characteristics of the driver 12, such as temperature, connection to a load, load current or another factor, can be reduced. The digital input signal SDI, the digital signal SD and the digital feedback signal SF each have N bits.

[0051] A load current IL can flow from the driver 12 to a not shown load. An increase of the load current IL may reduce the value of the analog output signal SANO due to an output resistance of the driver 12. Such a reduction of the analog output signal SANO is detected by the coupling circuit 13, especially by the ADC 22 and compensated by increasing a value of the digital signal SD.

[0052] The driver arrangement 10 may be designed as an automotive output stage. The known architecture for output stages suitable for automotive application is made up of the DAC 19 and the driver 12 that may also be named output driver. While an open loop architecture suffers a considerably thermal drift of the offset on the analog output signal SANO, this drift can be minimized by the closed loop. This is advantageous in applications having a wide operating temperature range such as in automotive applications. Another advantage of the driver arrangement 10 shown in FIG. 1A is that if a wide load current range is required, the voltage drop of the analog output signal SANO due to the output resistance of the driver 12 cannot affect the resolution of the whole system, even at the edges of the operating range of the analog output signal SANO.

[0053] The driver arrangement 10 is realized as a closed loop output stage. Thus, a control of the analog output signal SANO is achieved by the use of a feedback loop. The purpose of the feedback loop is to compensate for the offset of the driver arrangement 10 due to thermal drift and to improve the load regulation of the driver 12. The analog output signal SANO is sensed through a dedicated ADC 22 in the feedback chain. The error between the actual and the target value is computed and the correction is applied in accordance with a particular control algorithm by the digital controller 11.

[0054] Closed loop solutions as shown in FIGS. 1A to 1C are suitable for applications requiring a high precision analog output stage. The analog output signal read-back feature improves the system performance in terms of thermal drift and load regulation. It also allows detection of defects and failures, significantly increasing the safety level of the system. The read-back feature allows to implement checks covering any fault on the signal chain. These faults are not to be detected by the system in an open loop structure. Thus, the driver arrangement 10 has the advantage of being a good fit for safety-critical applications like automotive.

[0055] The driver arrangement 10 is fabricated on an area on a semiconductor body.

[0056] In case of the driver arrangement 10 as shown in FIG. 1A, the occupied area is increased because even if the presence of the control loop permits relaxation of the performance of the elements on the direct chain, consequently reducing their dimensions, the overall size of this system is bigger than a solution without feedback loop.

[0057] In an alternative embodiment, not shown, the digital feedback signal SF has more than N bits. The high accuracy of the digital feedback signal SF results in a reduced switching of the digital signal SD between two neighboring values.

[0058] FIG. 1B shows an alternative embodiment of the driver arrangement 10 which is a further development of the driver arrangement shown in FIG. 1A. The coupling circuit 13 comprises the DAC 19 and the feedback circuit 24. The feedback circuit 24 is realized as a successive approximation register core, abbreviated to SAR core. The feedback circuit 24 uses the DAC 19 for digitalization of the analog output signal SANO into the digital feedback signal SF.

[0059] Furthermore, the coupling circuit 13 comprises a multiplexer 31. A first input of the multiplexer 31 is connected to the output 16 of the digital controller 11. A second input of the multiplexer 31 is connected to an output of the feedback circuit 24. An output of the multiplexer 31 is connected to the converter input 20. Additionally, the coupling circuit 13 comprises a change-over switch 32. An input of the change-over switch 32 is connected to the converter output 21. A first output of the change-over switch 32 is coupled to the driver input 14. A second output of the change-over switch 32 is connected to an input of the feedback circuit 24. The driver output 15 is connected to another input of the feedback circuit 24. An additional output of the feedback circuit 24 is coupled to the feedback input 17 of the digital controller 11.

[0060] Moreover, the driver arrangement 10 comprises a hold circuit 33 that is arranged between the first output of the change-over switch 32 and the driver input 14. The hold circuit 33 comprises a hold capacitor 34. The hold capacitor 34 couples the driver input 14 to a reference potential terminal 35. The digital circuit 23 is coupled on its output side to a control terminal of the multiplexer 31 and a control terminal of the change-over switch 32.

[0061] The digital circuit 23 generates a control signal DACSEL that is provided to the control terminal of the multiplexer 31. Furthermore, the digital circuit 23 generates a further control signal DACHIZN that is applied to the control terminal of the change-over switch 32.

[0062] The DAC 19 is either connected between the digital controller 11 and the driver 12 for generating the analog signal SAN or is connected to the feedback circuit 24 for generating the digital feedback signal SF by selecting the proper positions of the multiplexer 31 and of the change-over switch 32.

[0063] As elucidated in FIG. 1B, the feedback loop is implemented by using a SAR ADC. Its inner DAC 19 is then shared between the ADC 22 and the direct chain. In the architecture shown in FIG. 1B, the DAC 19 is normally connected to the direct chain, and it is only switched to the SAR structure during the conversion phase of the ADC 22, saving the area of a dedicated analog-to-digital converter for the loop. During a read-back period of the analog output signal SANO, an input voltage of the driver 12 is fixed by a sample-and-hold capacitor 34, which previously stores the corrected voltage value guaranteeing a continuous analog output signal SANO on the output pin 15.

[0064] The driver arrangement 10 in FIG. 1B, through the sharing mechanism of the DAC 19, represents an evolution of the embodiment shown in FIG. 1A and allows a significant reduction in the size of the device because most of the area of a SAR ADC is occupied by the inner DAC 19 which is shared between the two chains. In conclusion, the driver arrangement 10 offers the same performance in terms of linearity, thermal offset drift and safety as the solution shown in FIG. 1A, with a die size smaller than the solution shown in FIG. 1A.

[0065] FIG. 1C shows an alternative embodiment of the driver arrangement 10 which is a further development of the embodiments shown in FIGS. 1A and 1B. The digital controller 11 and the feedback circuit 24 as shown in FIG. 1C are exemplary embodiments of possible implementations. The digital controller 11 and the feedback circuit 24 can alternatively be realized by other circuits.

[0066] The driver arrangement 10 comprises a low pass filter 40 that is connected upstream of the driver input 14. The low pass filter 40 is arranged between the hold circuit 33 and the driver input 14.

[0067] The feedback circuit 24 can be designed to work as successive-approximation-register analog-to-digital converter, abbreviated to SAR ADC, during a sense phase S. The feedback circuit 24 comprises a comparator 41 and a logic circuit 42. An output of the comparator 41 is connected to an input of the logic circuit 42. An output of the logic circuit 42 is connected to the feedback input 17 of the digital controller 11. The logic circuit 42 comprises a register 46. The comparator 41 is coupled on its input side to the driver output 15 and the converter output 21 via the second output of the change-over switch 32 and a sample-and-hold circuit 47 of the feedback circuit 24. The DAC 19 comprises a reference voltage source 43. An output of the reference voltage source 43 is coupled via the sample-and-hold circuit 47 to the input side of the comparator 41. A first input of the comparator 41 is a non-inverting input. A second input of the comparator 41 is an inverting input. Thus, the second output of the change-over switch 32, the driver output 15 and the reference voltage source 43 are coupled to the first and the second input of the comparator 41 via the sample-and-hold circuit 47.

[0068] The digital controller 11 comprises a subtracting unit 48. A non-subtracting input of the subtracting unit 48 is connected to the digital circuit 23 via the input 18. A subtracting input of the subtracting unit 48 is connected to the feedback input 17 of the digital controller 11. Moreover, the digital controller 11 comprises a controller logic 49 that is connected on its output side to the output 16 of the digital controller 11. On the input side, the controller logic 49 is connected to the digital circuit 23 via the input 18 and to an output of the subtracting unit 48. The digital controller 11 comprises a memory 50 that is connected to the controller logic 49.

[0069] The subtracting unit 48 receives the digital input signal SDI and the digital feedback signal SF and provides the difference between the digital input signal SDI and the digital feedback signal SF to the controller logic 49. The controller logic 49 also receives the digital input signal SDI from the digital circuit 23. The controller logic 49 calculates the digital signal SD as a function of the digital input signal SDI and of the difference between the digital input signal SDI and the digital feedback signal SF. A previous value of the digital input signal SDI or a previous value of the difference between the digital input signal SDI and the digital feedback signal SF may be stored in the memory 50 and used to calculate the digital signal SD. The digital signal SD is calculated to correct any disturbance affecting the analog output signal SANO, minimizing the difference between the digital input signal SDI and the digital feedback signal SF.

[0070] The logic circuit 42 exploits the DAC 19, the comparator 41 and the sample-and-hold circuit 47 to perform the analog-to-digital conversion of the analog output signal SANO.

[0071] During the conversion the logic circuit 42 implements a particular algorithm, which allows the analog signal SAN of the DAC 19 to successively approach the value of the analog output signal SANO, accordingly to a SAR operation. At the end of the conversion the analog signal SAN provided by the DAC 19 is equal to the value of the analog output signal SANO, at least of an error lower than the resolution of the ADC, and the corresponding digital input of the DAC 19 is the value of the analog output signal SANO converted in the digital domain. The reference voltage source 43 provides a reference voltage VREF/2, where VREF is the maximum voltage that the DAC 19 can provide.

[0072] So the voltage value of the analog output signal SANO is converted into the digital feedback signal SF and, thus, into the digital domain. At each step of the conversion algorithm, the result of the comparator 41 is stored in the register 46. At the end of the sense phase S, the information stored in the register 46 is provided to the digital controller 11 as the digital feedback signal SF.

[0073] In an alternative, not shown embodiment, the digital controller 11 is connected on its output side to the control terminals of the multiplexer 31 and of the change-over switch 32. Thus, the digital controller 11 provides the two control signals DACSEL, DACHIZN.

[0074] The digital controller 11 may be implemented as a microprocessor or as another digital circuit. The subtracting unit 48 may be realized with digital circuit parts or using a software code.

[0075] In an alternative, not shown embodiment, the feedback circuit 24 is implemented in another way. For example, the reference voltage source 43 is not connected to the sample-and-hold circuit 47.

[0076] FIGS. 2A to 2E show the operation of the driver arrangement 10 shown in FIGS. 1B to 1C. The driver arrangement 10 performs a driving phase D illustrated in FIG. 2A and the sense phase S illustrated in FIG. 2C. Furthermore, the driver arrangement 10 performs a pre-sense phase PS as shown in FIG. 2B and a pre-driving phase PD illustrated in FIG. 2D. FIG. 2E illustrates a further driving phase D. The pre-sense phase PS is arranged between the driving phase D and the sense phase S, the pre-driving phase PD is arranged between the sense phase S and the driving phase D. Thus, a complete cycle comprises four phases, namely the driving phase D, the pre-sense phase PS, the sense phase S, and the pre-driving phase PD. The digital circuit 23 controls these four phases.

[0077] As shown in FIG. 2A, in the driving phase D, the output 16 of the digital controller 11 is connected to the converter input 20 via the multiplexer 31. Thus, the multiplexer 31 obtains a position such that the first input of the multiplexer 31 is electrically connected to the converter input 20. The converter output 21 is coupled to the driver input 14 via the change-over switch 32. Thus, the change-over switch 32 has a position such that the converter output 21 is electrically connected to the driver input 14 via the hold circuit 33 and the low pass filter 40. The digital signal SD provided by the digital controller 11 is applied to the converter input 20. The analog signal SAN generated at the converter output 21 as a function of the digital signal SD is applied to the driver input 14. The driver 12 generates the analog output signal SANO as a function of the analog signal SAN. At the beginning, the DAC 19 is connected to the direct chain and the analog output signal SANO reaches steady state.

[0078] In FIG. 2B, in the pre-sense phase PS, the change-over switch 32 changes its position. Thus, the converter output 21 is connected to the second output of the change-over switch 32 and thus to the input of the feedback circuit 24. The output 16 of the digital controller 11 is still coupled to the converter input 20 via the multiplexer 31. The hold circuit 33 and the low pass filter 40 are implemented in such a manner that an input signal of the driver 12 stays constant in the pre-sense phase PS, in the following sense phase S as well as in the following pre-driving phase PD. Thus, the hold circuit 33 and the low pass filter 40 are designed so that the signal at the driver input 14 is only changed in the driving phase D and is kept constant in the phases between two driving phases D.

[0079] As shown in FIG. 2C, in the sense phase S, the output of the feedback circuit 24 is connected to the converter input 20 via the multiplexer 31. Thus, the second input of the multiplexer 31 is electrically connected to the converter input 20. The converter output 21 is still connected to the input of the feedback circuit 24 via the change-over switch 32. In the sense phase S during the operation of the comparator 41 and of the logic circuit 42 as shown in FIG. 1C, the feedback circuit 24 generates the digital feedback signal SF.

[0080] As shown in FIGS. 2B and 2C, the DAC 19 is first disconnected from the direct chain and then connected to the feedback circuit 24 to sense the analog output signal SANO. These actions are performed separately to avoid spikes on the driver output 15. Also, the sample-and-hold circuit 47 on the input terminal of the comparator 41 is protected against any possible disturbance related to the switching because, in this condition shown in FIG. 2B, the operation of the feedback circuit 24 and the analog-to-digital conversion procedure are stopped and the converter output 21 of the DAC 19 is internally kept disconnected from the inner sample-and-hold circuit by the feedback circuit 24 itself.

[0081] In this condition shown in FIG. 2C, the operation of the feedback circuit 24 is restored and the analog-to-digital conversion is performed. In this period, the input voltage of the driver 12 is fixed by the voltage value previously stored by the hold capacitor 34. A continuous analog output signal SANO can then be achieved.

[0082] As elucidated in FIG. 2D, in the pre-driving phase PD, the output 16 of the digital controller 11 is connected via the multiplexer 31 to the converter input 20. Thus, the first input of the multiplexer 31 is electrically connected to the converter input 20. The converter output 21 is still connected to the input of the feedback circuit 24 via the change-over switch 32. The digital signal SD generated by the digital controller 11 is provided to the DAC 19, therefore, the analog signal SAN can be stabilized before it is applied to the driver input 14.

[0083] The DAC 19 is now again connected to the driver input 14 following the procedure described above to avoid any switching disturbance effects on the driver output 15. The digital controller 11 computes the result of the ADC conversion to calculate the actual correction and applies it to the converter input 20.

[0084] Finally, the response of the driver 12 starts and a new steady-state condition is reached when the transient is extinguished, the direct chain sample-and-hold capacitor 34 stores a new value, and the next iteration of correction can take place.

[0085] In FIG. 2E, the converter output 21 is coupled via the change-over switch 32, the hold circuit 33 and the low pass filter 40 to the driver input 14. The switching positions in FIG. 2E are equal to the switching positions of the multiplexer 31 and of the change-over switch 32 shown in FIG. 2A. Thus, the driver arrangement 10 is implemented as a closed loop output stage. By sharing the DAC 19, the driver arrangement 10 can be fabricated with high efficiency.