DEMODULATING CIRCUIT AND THE METHOD THEREOF

Abstract

The present invention discloses a demodulating method for a demodulating circuit. The demodulating method comprises a step of utilizing a wave-shaping voltage step-down circuit to perform a wave-shaping process for a modulating input signal. A separate circuit of modulating input signal is filtering data zero of the modulating input signal and reserving data one of the modulating input signal. A triggering circuit of data recover is used to start the count of data span, until the data count is completed. A data recover circuit is used to recover the data.

Claims

1. A demodulating method of a demodulating circuit, comprising: utilizing a wave-shaping voltage step-down circuit to perform a wave-shaping process for a modulating input signal; utilizing a separate circuit to filter data zero of said modulating input signal and reserving data one of said modulating input signal; utilizing a triggering circuit to start counting of span of said data, until said counting of said data is completed; and utilizing a data recover circuit to recover said data.

2. The method in claim 1, wherein said wave-shaping process includes full wave shaping or half-wave shaping.

3. The method in claim 1, wherein said wave-shaping process includes wave-shaping negative half-cycle signal changing to positive half-cycle signal of said modulating input signal.

4. The method in claim 3, wherein said wave-shaping process further includes dropping voltage amplitude in a permitting range of operating for said demodulating circuit.

5. The method in claim 4, wherein said wave-shaping voltage step-down circuit include a cascade of a first capacitor, a first diode and a second capacitor and a parallel connection of a second diode and a third capacitor.

6. The method in claim 5, wherein said separate circuit includes a cascade of first and a second amplifier.

7. The method in claim 6, wherein said triggering circuit includes a first D-type flip-flop.

8. The method in claim 7, wherein said counting of span of said data is performed by a counter of data span.

9. The method in claim 8, wherein said counter of data span includes a first counter and a reset circuit.

10. The method in claim 9, wherein said data recover circuit includes a second counter and a second D-type flip-flop.

11. The method in claim 1, further comprising outputting a demodulated data.

12. The method in claim 11, wherein said wave-shaping process includes full wave shaping or half-wave shaping.

13. The method in claim 11, wherein said wave-shaping process includes wave-shaping negative half-cycle signal changing to positive half-cycle signal of said modulating input signal.

14. The method in claim 1, further comprising a step of resetting said triggering circuit for waiting next triggering when said counting of said data is completed.

15. The method in claim 14, further comprising outputting a demodulated data.

16. The method in claim 15, wherein said separate circuit includes a cascade of first and a second amplifier.

17. The method in claim 16, wherein said triggering circuit includes a first D-type flip-flop.

18. The method in claim 17, wherein said counting of span of said data is performed by a counter of data span.

19. The method in claim 18, wherein said counter of data span includes a first counter and a reset circuit.

20. The method in claim 19, wherein said data recover circuit includes a second counter and a second D-type flip-flop.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0018] The components, characteristics and advantages of the present invention may be understood by the detailed descriptions of the preferred embodiments outlined in the specification and the drawings attached:

[0019] FIG. 1 illustrates a digitized load modulating/demodulating circuit according to one embodiment of the invention.

[0020] FIG. 2 illustrates a voltage signal (voltage vs. time) at respective circuit nodes of the digitized load modulating/demodulating circuit.

[0021] FIG. 3 illustrates a digitized load modulating/demodulating circuit according to another embodiment of the invention.

[0022] FIG. 4 illustrates a voltage signal at respective circuit nodes of the digitized load modulating/demodulating circuit according to the invention.

[0023] FIG. 5 illustrates a process flow of demodulating process of digitized demodulating circuit according to one embodiment of the invention.

DETAILED DESCRIPTION

[0024] The invention will now be described in greater detail with preferred embodiments of the invention and illustrations attached. Nevertheless, it should be recognized that the preferred embodiments of the invention are only for illustration. Besides the preferred embodiment mentioned here, the present invention can be practiced in a wide range of other embodiments besides those explicitly described, and the scope of the present invention is expressly not limited except as specified in the accompanying claims.

[0025] Please refer to FIG. 3, in the concept of the present invention, it utilizes a front-end analog amplifier circuit to extract pulse signal of input, and then the pulse signal is processed to be recovered circuit signal via a digital demodulation circuit (demodulator). The extracted pulse signal is fed into the digital demodulation circuit, wherein the digital demodulation circuit includes two D-type flip-flops and two counters. The first D-type flip-flop is used to detect the pulse signal of input to trigger the first counter for counting to calculate data span of the input signal to be recovered. When the first counter is counting to reach the required span of data, the second counter is triggered to resample for the signal to be demodulated and followed by recovering the input signal. Circuit system and demodulation method of the present invention may only perform a detection of the first pulse signal to recover the original input signal, and therefore it significantly improves speed of data transmission. In other words, the proposed method according to the present invention only needs to detect the first one or two pulse signals (peak) to determine that the signal is digital 1 of LSK or ASK. The modulation signal of Load Shift Keying (LSK) is usually obtained by modulating the carrier wave signal as digital signal (data) with high/low voltage level to be transmitted, and the modulated carrier wave signal is then transmitting. LSK modulation allows energy and data transmission via an identical radio frequency electromagnetic wave. The modulation signal of Amplitude Shift Keying (ASK) is usually used to transmit the input commands.

[0026] Please refer to FIG. 1, it illustrates a digitized load modulating/demodulating circuit according to the invention. The invention proposes an analog amplifier circuit combining with a digital demodulation circuit for enhancing speed of demodulation, and thereby reaching the purpose of high speed of data transmission, which circuit structure is shown in FIG. 1. The digitized load modulating/demodulating circuit includes a digital demodulator 100 and an analog amplifier circuit 110. The digital demodulator 100 is electrically coupled to the analog amplifier circuit 110. A modulating signal is inputted into the digitized load modulating/demodulating circuit to be adjusted (rectified) voltage and current of the modulating signal via capacitors and diodes. In this embodiment, the modulating signal is performing a process of voltage regulating and rectifying via the cascade of capacitor C.sub.1, diode D.sub.1 and capacitor C.sub.2 and the parallel connection of diode D.sub.2 and capacitor C.sub.3. One terminal of the diode D.sub.2 and the capacitor C.sub.3 is respectively connected to a corresponding node at two ends of the capacitor C.sub.2. One terminal of the diode D.sub.2 is connected to a node between an output terminal of the diode D.sub.2 and the capacitor C.sub.2, and another terminal of the diode D.sub.2 is grounded. Another terminal of the diode D.sub.3 is grounded. One terminal of the capacitor C.sub.3 is connected to a node between an input terminal of the amplifier circuit 110 and the capacitor C.sub.2. The modulating signal after voltage regulating and rectifying is output voltage V.sub.1 and then fed into an input terminal (such as negative input terminal) of the amplifier circuit 110. In one embodiment, a reference voltage (V.sub.ref) is fed into another input terminal (such as positive input terminal) of the amplifier circuit 110, and the regulated voltage V.sub.1 of the modulating signal is transferred to voltage V.sub.2, only the pulses representing data 1 are generated from the amplifier circuit 110 after comparing V.sub.1 with V.sub.ref, as shown in FIG. 2. Subsequently, voltage V.sub.2 of the modulating signal is demodulated to be as recover data via the digital demodulator 100.

[0027] During digital demodulating, the modulating signal is directly feeding into the digital demodulator 100 after error magnifying of the amplifier circuit 110. Thus, in the digitized load modulating/demodulating circuit of the invention, there is no need to utilize envelope detector, and no need to utilize RC circuit for further integrating to the input signal, and therefore it significantly reduces time of demodulating. As shown in FIG. 2, it shows voltage signal (voltage vs. time) at respective circuit nodes of the digitized load modulating/demodulating circuit, wherein the voltage signal from the upper to the lower of the drawing is respectively indicating waveform of modulating signal (V.sub.Mod), waveform of demodulating signal input (V.sub.D1), waveform of output voltage (V.sub.2) after processed by the amplifier circuit 110, waveform of recover data (V.sub.Rd) after processed by the digital demodulator 100.

[0028] The digital demodulating circuit of the present invention may only perform a detection of the first pulse signal to recover the input signal to be demodulated. Therefore, comparing with the conventional demodulating circuit which needs to utilize integrator, demodulating method of the invention can significantly enhance quantity of data transmission and speed of data transmission.

[0029] Please refer to FIG. 3, it illustrates a digitized load modulating/demodulating circuit according to another embodiment of the invention. As shown in FIG. 3, the digitized load modulating/demodulating circuit includes two parts which are signal amplifying circuit (amplitude difference expander) and digital conversion circuit (digitizer). For example, the signal amplifying circuit includes a first amplifier circuit 205, a second amplifier circuit 204, a first capacitor C.sub.1, a first diode D.sub.1, a second capacitor C.sub.2, a second diode D.sub.2, a third capacitor C.sub.3, a first variable resistor R.sub.1, a second variable resistor R.sub.2. The first amplifier circuit 205 and the second amplifier circuit 204 are cascaded to construct as a set of signal amplifier. The first variable resistor R.sub.1 and the second variable resistor R.sub.2 are respectively connected in parallel to a first bypass capacitor C.sub.b1 and a second bypass capacitor C.sub.b2. One terminal of the first variable resistor R.sub.1 and the second variable resistor R.sub.2 are electrically connected to a voltage input terminal. One terminal node of the first bypass capacitor C.sub.b1 and the second bypass capacitor C.sub.b2 may be electrically fed into a first reference voltage (V.sub.ref1) and a second reference voltage (V.sub.ref2), respectively. The first reference voltage (V.sub.ref2) and the second reference voltage (V.sub.ref2) are respectively inputted into an input terminal (such as negative input terminal) of the first amplifier circuit 205 and the second amplifier circuit 204.

[0030] In this embodiment, a modulating signal is inputted into the digitized load modulating/demodulating circuit to be stabilizing and rectifying for the modulating signal via the cascaded first capacitor C.sub.1, the first diode D.sub.1 and the second capacitor C.sub.2, and the paralleled second diode D.sub.2 and the third capacitor C.sub.3. One terminal of the second diode D.sub.2 and the third capacitor C.sub.3 is respectively connected to a corresponding node at two ends of the second capacitor C.sub.2. One terminal of the second diode D.sub.2 is connected to a node between an output terminal of the first diode D.sub.1 and the second capacitor C.sub.2, and another terminal of the diode D.sub.2 is grounded. Another terminal of the third diode D.sub.3 is grounded. One terminal of the third capacitor C.sub.3 is connected to a node between an input terminal of the amplifier circuit 110 and the second capacitor C.sub.2. The modulating signal after voltage regulating and rectifying is output voltage V.sub.1 and then fed into another input terminal (such as positive input terminal) of the first amplifier circuit 205. In one embodiment, a voltage (such as 5 volts) is fed into one terminal of the first variable resistor R.sub.1, the first reference voltage (V.sub.ref1) fed into an input terminal (such as negative input terminal) of the first amplifier circuit 205, and the regulated voltage V.sub.1 of the modulating signal fed into another input terminal (such as positive input terminal) of the first amplifier circuit 205, and thereby outputting voltage V.sub.2 from the first amplifier circuit 205 after feeding by the above three voltage applying. In another situation, a voltage (such as 5 volts) is fed into one terminal of the second variable resistor R.sub.2, the second reference voltage (V.sub.ref2) fed into an input terminal (such as negative input terminal) of the second amplifier circuit 204, and the output voltage V.sub.2 of the first amplifier circuit 205 fed into another input terminal (such as positive input terminal) of the second amplifier circuit 204, and thereby outputting voltage V.sub.2.sub._.sub.out from the second amplifier circuit 204 after feeding by the above three voltage applying. The output voltage V.sub.2.sub._.sub.out is the output voltage of the whole signal amplifying circuit.

[0031] Therefore, the output voltage V.sub.2 of the first amplifier circuit 205 can be adjusted or determined by the three applying voltages, (1) an input voltage fed into the first variable resistor R.sub.1, (2) the first reference voltage (V.sub.ref1) fed into an input terminal (such as negative input terminal) of the first amplifier circuit 205, and (3) the regulated voltage V.sub.1 of the modulating signal fed into another input terminal (such as positive input terminal) of the first amplifier circuit 205. Besides, the output voltage V.sub.2.sub._.sub.out of the second amplifier circuit 204 can be adjusted or determined by the three applying voltages, (1) an input voltage fed into the second variable resistor R.sub.2, (2) the second reference voltage (V.sub.ref2) fed into an input terminal (such as negative input terminal) of the second amplifier circuit 204, and (3) the output voltage V.sub.2 of the first amplifier circuit 205 fed into another input terminal (such as positive input terminal) of the second amplifier circuit 204.

[0032] The digital conversion circuit (digital demodulator) of the invention includes two D-type flip-flops (first D-type flip-flop 202, second D-type flip-flop 203) and two counters (first counter 200, second counter 201). The principle of operation describes as following: detecting the pulse signal of input by the first D-type flip-flop 202 to trigger the first counter 200 for counting to the pre-defined time span of one-bit datum, when the first counter 200 reaches the pre-defined span of one-bit datum, the second counter 201 is triggered to generate the clock signal V.sub.5, which subsequently triggers the second D-type flip-flop 203 to resample the output of the first D-type flip-flop, so as to recover the data carried on the input signal. The circuit system of the present invention may only perform a detection of the first pulse signal to recover the original input signal, and therefore it significantly enhances speed of data transmission.

[0033] In the present invention, it utilizes a front-end analog amplifier circuit (the first amplifier circuit 205 and the second amplifier circuit 204) to extract pulse signal of input, and then the pulse signal is processed to be recovered circuit signal via a digital demodulation circuit (demodulator). As shown in FIG. 4, it shows voltage signal (voltage vs. time) at respective circuit nodes of the digitized load modulating/demodulating circuit, wherein the voltage signal from the upper to the lower of the drawing is respectively indicating waveform of modulating signal (V.sub.Mod), waveform of demodulating signal input (V.sub.primary coil:V.sub.pc), waveform of output voltage (V.sub.2.sub._.sub.out) after processed by the second amplifier circuit 204, waveform of the output voltage (V.sub.pre.sub._.sub.data:V.sub.4) of the first D-type flip flop 202, waveform of voltage (V.sub.reset:V.sub.3) of resetting the first D-type flip flop 202 and the first counter 200, waveform of voltage (V.sub.resample:V.sub.5) for resampling the output of the first D-type flip flop 202, and waveform of recover data (V.sub.Rd) after processed by the digital demodulator. V.sub.2.sub._.sub.out is determined by error magnifying for input signal and extracting pulse signal of input via the front-end analog amplifier circuit. The extracted pulse signal (V.sub.2.sub._.sub.out) is directly feeding into the digital demodulator. The voltage resetting for the first counter 200 may be performed by a reset circuit 206. The first counter 200 and the second counter 201 are electrically connected to a constant frequency oscillator 207 for retaining operation frequency.

[0034] Moreover, the present invention utilizes a detection of the first pulse signal to demodulate the original input signal, and recover the original input signal by digital demodulating, and therefore it significantly improves speed of data transmission and greatly shortens the time of its judgment of demodulation, for example the detection and judgment completed within 1 or 2 cycles of a carrier signal.

[0035] Please refer to FIG. 5, it illustrates a process flow of demodulating process of digitized demodulating circuit according to one embodiment of the invention. The demodulating process of the invention may be applied to demodulating procedure of the digitized demodulating circuit or analog demodulating circuit. That is, in some embodiments, demodulating process of the invention can be used in demodulating procedure of the digital circuit system or analog circuit system. In this embodiment, demodulating process of the invention comprises:

Step one: utilizing a wave-shaping voltage step-down circuit 210 to perform a wave-shaping process (such as full wave or half-wave shaping) for a modulating input signal, wave-shaping the negative half-cycle signal changing to positive half-cycle signal of the modulating input signal, and dropping voltage amplitude in a permitting range of operating for digital demodulation circuit; in one embodiment, the wave-shaping voltage step-down circuit 210 for example includes the first capacitor C.sub.1, the first diode D.sub.1, the second capacitor C.sub.2, the second diode D.sub.2, and the third capacitor C.sub.3, in FIG. 3;
Step two: utilizing a separate circuit of modulating input signal 220 for filtering data 0 (zero) of the modulating input signal and reserving data 1 (one) of the modulating input signal; in one embodiment, the separate circuit of modulating input signal 220 for example includes the first amplifier circuit 205 and the second amplifier circuit 204 in FIG. 3;
Step three: sending the data 1 (one) of the modulating input signal into a triggering circuit of data recover 230 to start counting of data span by the triggering circuit of data recover 230, until counting of the data by a counter of data span 240 is completed, resetting the triggering circuit 230 for waiting next triggering; in one embodiment, the triggering circuit of data recover 230 for example includes first D-type flip-flop 202 in FIG. 3;
Step four: sending data into a data recover circuit 250 to recover the data to complete the demodulating procedure after counting completely by the counter of data span 240, and outputting the demodulated data; in one embodiment, the counter of data span 240 for example includes the first counter 200 and the reset circuit 206 in FIG. 3; in one embodiment, data recover circuit 250 for example includes the second counter 201 and the second D-type flip-flop 203.

[0036] The present invention proposes an analog amplifier circuit combining with digital demodulation circuit to enhance speed of data demodulating, and thereby improving speed of data transmission and enhancing quantity of data transmission. Comprising with the tradition demodulating method of demodulating circuit with an integrator for integrating to the input signal, demodulating method of the present invention processes an un-expected result from the conventional method of demodulating.

[0037] An embodiment is an implementation or example of the invention. Reference in the specification to an embodiment, one embodiment, some embodiments, or other embodiments means that a particular feature, structure, or characteristic described in connection with the embodiments is included in at least some embodiments, but not necessarily all embodiments. The various appearances of an embodiment, one embodiment, or some embodiments are not necessarily all referring to the same embodiments. It should be appreciated that in the foregoing description of exemplary embodiments of the invention, various features of the invention are sometimes grouped together in a single embodiment, figure, or description thereof for the purpose of streamlining the disclosure and aiding in the understanding of one or more of the various inventive aspects.