SINGLE-INDUCTOR MULTIPLE OUTPUT (SIMO) SWITCHING POWER SUPPLY HAVING OFFSET COMMON-MODE VOLTAGE FOR OPERATING A CLASS-D AUDIO AMPLIFIER

Abstract

A single-inductor multiple output (SIMO) switched-power DC-DC converter for a class-D amplifier provides outputs that are symmetric about a common-mode input voltage of the amplifier, while remaining asymmetric about a return terminal of the amplifier and switching converter. The DC-DC converter includes an inductive element, a switching circuit that energizes the inductive element from an input source, and a control circuit that controls the switching circuit. The control circuit may have multiple switching modes, and in one of the multiple switching modes, the switching circuit may couple the inductive element between outputs of the converter so that stored energy produces a differential change between the voltages of the outputs. The control circuit may implement a first control loop that maintains a common mode voltage of the pair of outputs at a predetermined voltage independent of the individual voltages of the pair of outputs.

Claims

1. A switched-power DC-DC converter circuit, comprising: an input terminal and a return terminal for receiving an input voltage of the switched-power DC-DC converter circuit; a pair of outputs of the DC-DC converter for providing a differential output voltage of the DC-DC converter; an inductive element for coupling the input of the switched-power DC-DC converter circuit to the pair of outputs of the switched-power DC-DC converter circuit and having at least one winding; a switching circuit for controlling energizing of the at least one winding of the inductive element from the input of the switched-power DC-DC converter circuit and transfer of energy from the at least one winding of the inductive element to the pair of outputs of the DC-DC converter; and a control circuit for controlling switching of the switching circuit to supply output current to each of the pair of outputs of the switched-power DC-DC converter circuit, wherein the control circuit implements a first control loop that maintains a common mode voltage of the pair of outputs of the DC-DC converter at a predetermined voltage independent of the individual voltages of the pair of outputs of the switched-power DC-DC converter.

2. The switched-power DC-DC converter circuit of claim 1, wherein the switched-power DC-DC converter is a power supply for a pulse-width modulated amplifier output switching circuit, wherein the pair of outputs are provided to the power supply inputs of the pulse-width modulated amplifier output switching circuit, and where a common-mode voltage of an input of the pulse-width modulated amplifier is offset from the voltage of the return terminal and equal to a midpoint of a differential voltage between the pair of outputs, so that the output of the pulse-width modulated amplifier output switching circuit is symmetric about the common-mode voltage of the input of the pulse-width modulated amplifier.

3. The switched-power DC-DC converter circuit of claim 1, wherein the first control loop is a hysteretic time-division multiplexed control loop.

4. The switched-power DC-DC converter circuit of claim 1, wherein the control circuit further implements a second control loop that maintains a voltage between the differential outputs by controlling an average current through the inductive element.

5. The switched-power DC-DC converter circuit of claim 4, wherein the second control loop is a constant-on-time valley current control loop or a constant-off-time peak current control loop.

6. The switched-power DC-DC converter of claim 1, wherein the control circuit has multiple operating modes and wherein in at least one of the multiple operating modes, the switching circuit couples the inductive element between the pair of outputs of the switched-power DC-DC converter circuit so that energy stored in the inductive element produces a differential change between corresponding voltages of the pair of outputs of the switched-power DC-DC converter circuit.

7. The switched-power DC-DC converter of claim 6, wherein the switching circuit comprises: a first switch for coupling a first terminal of the inductive element to the first input of the switched-power DC-DC converter circuit; a second switch for coupling the second terminal of the inductive element to the second input of the switched-power DC-DC converter circuit; a third switch for coupling the first terminal of the inductive element to a first one of the pair of outputs; and a fourth switch for coupling the second terminal of the inductive element to a second one of the pair of outputs, and wherein the control circuit controls the first switch, the second switch, the third switch and the fourth switch, so that when the first switch and the second switch are activated by the control circuit, the inductive element stores magnetic energy in a first charging phase, and so that when the third switch and the fourth switch are activated by the control circuit in a differential discharging phase, the stored magnetic energy provides the differential change between the corresponding voltages of the pair of outputs.

8. The switched-power DC-DC converter of claim 7, wherein the control circuit, in response to determining that the common-mode voltage has changed in a direction of the corresponding voltage of the first one of the pair of outputs, further activates the second switch and the third switch in a second discharging phase after a repetition of the first charging phase so that the stored magnetic energy provides a common-mode correction that produces a change in the corresponding voltage of the second one of the pair of outputs.

9. The switched-power DC-DC converter of claim 8, wherein the control circuit de-activates the second switch during a second portion of the second discharging phase and activates the fourth switch.

10. The switched-power DC-DC converter of claim 7, further comprising a fifth switch that couples the first terminal of the inductive element to the second input of the switched-power DC-DC converter circuit and is controlled by the control circuit, wherein the control circuit, in response to determining that the common-mode voltage has changed in a direction of the corresponding voltage of the second one of the pair of outputs, activates either the first switch and the second switch or the first switch and the fourth switch in another charging phase, and wherein the control circuit further activates the fourth switch and the fifth switch in another discharge phase after the other charging phase to provide another common-mode correction that produces a change in the corresponding voltage of the first one of the pair of outputs.

11. The switched-power DC-DC converter of claim 10, wherein the control circuit activates the first switch and the second switch in the another charging phase, and deactivates the fifth switch and activates the third switch a second portion of the another discharge phase.

12. The switched-power DC-DC converter of claim 7, wherein the control circuit activates the first switch and the fourth switch in another charging phase, and wherein the control circuit, in response to determining that the common-mode voltage has changed in a direction of the corresponding voltage of the second one of the pair of outputs, further de-activates the first switch and activates the third switch after the other charging phase to provide another common-mode correction that produces a net change in the corresponding voltage of the first one of the pair of outputs.

13. The switched-power DC-DC converter of claim 7, wherein the control circuit, in response to determining that the common-mode voltage has changed in a direction of the corresponding voltage of the second one of the pair of outputs, further activates the first switch and the fourth switch after a repetition of the first charging phase to provide another common-mode correction that produces a change in the corresponding voltage of the first one of the pair of outputs.

14. The switched-power DC-DC converter of claim 13, wherein the control circuit further activates the third switch and the fourth switch after a first portion of the another discharge phase during a second portion of the another discharging phase.

15. A switched-power DC-DC converter circuit, comprising: an inductive element for coupling an input of the switched-power DC-DC converter circuit to a plurality of outputs of the switched-power DC-DC converter circuit and having at least one winding; a switching circuit for controlling energizing of the at least one winding of the inductive element from an input voltage source connected to the input of the switched-power DC-DC converter circuit; and a control circuit for controlling switching of the switching circuit to supply output current to each of the plurality of outputs of the switched-power DC-DC converter circuit, wherein the control circuit has multiple switching modes and wherein in at least one of the multiple switching modes, the switching circuit couples the inductive element between at least two of the plurality of outputs of the switched-power DC-DC converter circuit so that energy stored in the inductive element produces a differential change between corresponding voltages of the at least two of the plurality of outputs of the switched-power DC-DC converter circuit.

16. A method of operating a switched-power DC-DC converter circuit, the method comprising: energizing an inductive element having at least one winding from an input of the switched-power DC-DC converter circuit, wherein a first input of the switched-power DC-DC converter circuit receives an input DC power supply voltage, wherein a second input of the switched-power DC-DC converter circuit is coupled to a return terminal corresponding to the input DC power supply voltage; transferring energy stored in the inductive element to a pair of outputs of the switched-power DC-DC converter circuit; and implementing a first control loop that maintains a common mode voltage of the pair of outputs at a predetermined voltage independent of the individual voltages of the pair of outputs of the switched-power DC-DC converter.

17. The method of claim 16, wherein the switched-power DC-DC converter is a power supply for a pulse-width modulated amplifier output switching circuit, wherein the pair of outputs are provided to the power supply inputs of the pulse-width modulated amplifier output switching circuit, and where a common-mode voltage of an input of the pulse-width modulated amplifier is offset from the voltage of the return terminal and equal to a midpoint of the differential voltage, so that the output of the pulse-width modulated amplifier output switching circuit is symmetric about the common-mode voltage of the input of the pulse-width modulated amplifier.

18. The method of claim 16, wherein the first control loop is a hysteretic time-division multiplexed control loop.

19. The method of claim 16, further comprising implementing a second control loop that maintains the differential voltage by controlling an average current through the inductive element.

20. The method of claim 19, wherein the first control loop is a constant-on-time valley current control loop or a constant-off-time peak current control loop.

21. The method of claim 16, wherein the transferring the energy is performed according to multiple operating modes, and wherein in at least one of the multiple operating modes, the inductive element is coupled between the pair of outputs of the switched-power DC-DC converter circuit so that energy stored in the inductive element produces a differential change between corresponding voltages of the pair of outputs of the switched-power DC-DC converter circuit.

22. The method of claim 21, wherein the energizing is performed by a first switch for coupling a first terminal of the inductive element to the first input of the switched-power DC-DC converter circuit and a second switch for coupling the second terminal of the inductive element to the second input of the switched-power DC-DC converter circuit, and wherein the transferring energy is performed by a third switch for coupling the first terminal of the inductive element to a first one of the pair of outputs, and fourth switch for coupling the second terminal of the inductive element to a second one of the pair of outputs, so that when the first switch and the second switch are activated, the inductive element stores magnetic energy in a first charging phase, and so that when the third switch and the fourth switch are activated by the control circuit in a differential discharging phase, the stored magnetic energy provides the differential change between the corresponding voltages of the pair of outputs.

23. The method of claim 22, further comprising determining that the common-mode voltage has changed in a direction of the corresponding voltage of the first one of the pair of outputs, and wherein the transferring energy further activates the second switch and the third switch in a second discharging phase after a repetition of the first charging phase so that the stored magnetic energy provides a common-mode correction that produces a change in the corresponding voltage of the second one of the pair of outputs.

24. The method of claim 23, further comprising de-activating the second switch during a second portion of the second discharging phase and activating the fourth switch.

25. The method of claim 22, further comprising: coupling the first terminal of the inductive element to the second input of the switched-power DC-DC converter circuit with a fifth switch; in response to determining that the common-mode voltage has changed in a direction of the corresponding voltage of the second one of the pair of outputs, activating either the first switch and the second switch or the first switch and the fourth switch in another charging phase; and activating the fourth switch and the fifth switch in another discharge phase after the other charging phase to provide another common-mode correction that produces a change in the corresponding voltage of the first one of the pair of outputs.

26. The method of claim 25, wherein the first switch and the second switch are activated in the another charging phase, and further comprising deactivating the fifth switch and activates the third switch in a second portion of the another discharge phase.

27. The method of claim 22, further comprising: activating the first switch and the fourth switch in another charging phase; and in response to determining that the common-mode voltage has changed in a direction of the corresponding voltage of the second one of the pair of outputs, de-activating the first switch and activating the third switch after the other charging phase to provide another common-mode correction that produces a net change in the corresponding voltage of the first one of the pair of outputs.

28. The method of claim 22, further comprising, in response to determining that the common-mode voltage has changed in a direction of the corresponding voltage of the second one of the pair of outputs, activating the first switch and the fourth switch after a repetition of the first charging phase to provide another common-mode correction that produces a change in the corresponding voltage of the first one of the pair of outputs.

29. The method of claim 28, further comprising activating the third switch and the fourth switch after a first portion of the another discharge phase during a second portion of the another discharging phase.

30. A method of operating a switched-power DC-DC converter circuit, comprising: energizing an inductive element having at least one winding from an input of the switched-power DC-DC converter circuit; transferring energy stored in the inductive element to a plurality of outputs of the switched-power DC-DC converter circuit, wherein the switched-power DC-DC converter has multiple switching modes and wherein in at least one of the multiple switching modes, the inductive element is coupled between at least two of the plurality of outputs of the switched-power DC-DC converter circuit so that energy stored in the inductive element produces a differential change between corresponding voltages of the at least two of the plurality of outputs of the switched-power DC-DC converter circuit.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0010] FIG. 1 is a block diagram showing an example class-D amplifier 10, in accordance with an embodiment of the disclosure.

[0011] FIG. 2 is a block diagram of an example audio output system 20, in accordance with an embodiment of the disclosure.

[0012] FIG. 3A is a simplified schematic diagram showing an example single-inductor multiple-output (SIMO) switched-power DC-DC converter circuit 30, in accordance with an embodiment of the disclosure.

[0013] FIG. 3B and FIG. 3C are schematic diagrams showing example ramp down circuits 40A and 40B, respectively, that may be incorporated in SIMO switched-power DC-DC converter circuit 30, in accordance with embodiments of the disclosure.

[0014] FIGS. 4A-4F are pictorial diagrams depicting example switching modes that may be used in example SIMO switched-power DC-DC converter circuit 30 of FIG. 3A.

[0015] FIG. 5 is a block diagram showing an example single-inductor multiple-output (SIMO) switched-power DC-DC converter circuit 50, in accordance with an embodiment of the disclosure.

[0016] FIG. 6 is a block diagram showing an example switch control circuit 32B that may be used to implement control circuit 32 of single-inductor multiple-output (SIMO) switched-power DC-DC converter circuit 30 shown in FIG. 3A, in accordance with an embodiment of the disclosure.

[0017] FIG. 7A and FIG. 7B are example signal waveform diagrams illustrating operation of example SIMO switched-power DC-DC converter circuit 30 of FIG. 3A, in accordance with embodiments of the disclosure.

[0018] FIG. 8A and FIG. 8B are example state transition diagrams illustrating operation of example SIMO switched-power DC-DC converter circuit 30 of FIG. 3A, in accordance with embodiments of the disclosure.

DESCRIPTION OF ILLUSTRATIVE EMBODIMENT

[0019] The present disclosure encompasses circuits and integrated circuits that include improved single-inductor multiple output (SIMO) switched-power DC-DC converters for operating Class-D amplifier circuits, and their methods of operation. The midpoint of the output voltages of the SIMO power supplies may be offset from the common-mode voltage of the Class-D amplifier inputs so that the Class-D amplifier may be operated from input signals such as logic signals that have a common-mode voltage corresponding to a midpoint of the logical signal swing and that may vary substantially enough to generate audible artifacts in traditional amplifier/power-supply combinations, in which the midpoint of the power supply has a variable offset from the common-mode voltage of the class-D amplifier inputs. The control circuit that operates the switching circuits of the DC-DC converter may implement a first control loop that maintains a common mode voltage of the pair of outputs of the DC-DC converter at a predetermined voltage independent of the individual voltages of the pair of outputs of the switched-power DC-DC converter. The control circuit may have multiple switching modes, and in at least one of the multiple switching modes, the switching circuit couples the inductive element between at least two of the plurality of outputs of the switched-power DC-DC converter circuit so that energy stored in the inductive element produces a differential change between corresponding voltages of the at least two of the plurality of outputs of the switched-power DC-DC converter circuit.

[0020] Referring now to FIG. 1, an example class-D amplifier 10 is shown, in accordance with an embodiment of the disclosure. A pulse-width modulated (PWM) power driver circuit 18 provides a differential pair of power output audio or haptic driver signals V.sub.OUT+, V.sub.OUT− for driving a transducer load (not shown), which may be a speaker, earspeakers, earphones or a haptic device. A power management unit (PMU) 11 provides the power supply voltages V.sub.DD, V.sub.SS that form a power supply voltage source for driver 18, which in the depicted embodiment, are asymmetric with respect to ground, i.e., the example voltages are V.sub.DD=3V and V.sub.SS=−2V, therefore the common-mode output voltage of the output of driver 18 is 0.5V. By operating driver 18 with an offset of 0.5V, the feedback signals from the output of Driver 18 are made compatible with the common-mode voltage V.sub.CM at the inputs of a loop filter 14 that provides the input to an encoder 16 (e.g., a quantizer) that in turn, provides the input drive signals to Driver 18. The result permits a lower operating voltage for loop filter 14 and makes the input compatible with the 0V to 1V logic output swing of a PWM buffer 12 that receives input signals that are pulse-width modulated representation of the audio (or haptic) signal to be reproduced by a differential pair of power output audio or haptic driver signals V.sub.OUT+, V.sub.OUT− provided by Driver 18. A low dropout (LDO) power supply 13 supplies operating current to PWM buffer 12 and loop filter 14. Minimizing operating voltage for loop filter 14 provides energy savings, as loop filter 14, at least for audio signal implementations, is a low-noise block requiring relatively high operating current levels in order to provide adequate signal-to-noise ratio (SNR) of example class-D amplifier 10.

[0021] Referring to FIG. 2, a block diagram of an example audio output system 20 is shown, in accordance with an embodiment of the disclosure. Example audio output system 20 is a generalized example audio system, in which a digital-to-analog converter (DAC) 22 provides a source of audio information in the form of a differential pair of outputs to an amplifier front end 24 that provides drive signals to an amplifier output driver 26, which is a differential class-D driver stage, e.g., a pulse-width modulated, constant edge modulated (CEM) or pulse position modulated (PPM) output stage. Amplifier output driver 26 provides a differential switched output pair of signals across a load Z.sub.L, which as mentioned above may be a speaker, earspeakers, earphones, haptic device, or the like. A DC-DC converter 25 provides power supply voltages V.sub.DD, V.sub.SS, which, as described above, are asymmetric with respect to a return terminal input of DC-DC converter 25, as will be described in further detail below, but are symmetric with respect to the common-mode voltage at which amplifier front-end 24 and DAC 22 operate.

[0022] Referring to FIG. 3A, a simplified schematic diagram of an example single-inductor multiple-output (SIMO) switched-power DC-DC converter circuit 30 is shown, in accordance with an embodiment of the disclosure. SIMO DC-DC converter circuit 30 may be used to implement DC-DC converter 25 in example audio output system 20 of FIG. 2, and requires only a single inductor L1 to provide the asymmetric power supply voltage V.sub.DD, V.sub.SS that are asymmetric with respect to ground, which is the return potential associated with a power supply input voltage V.sub.SUPPLY. A pair of filter capacitors C+ and C− filter and hold charge to maintain power supply voltages V.sub.DD, V.sub.SS, which is replenished by the operation of a switch control block 32 that controls a set of switching transistors P1, P2, N1, N2 and N3 that operate as a switching circuit to transfer energy from the input (V.sub.SUPPLY, ground) of SIMO DC-DC converter circuit 30 to filter capacitors C+ and C−. Switching transistor N2 is optional in the depicted embodiment, and may be required only if certain switching modes are employed by SIMO DC-DC converter circuit 30 in accordance with various embodiments of the disclosure, as described in more detail below. Switch control block 32 asserts switch control signals /A, B, C, D and /E to activate corresponding switching transistors Pl, N1, N2, N3 and P2, respectively, according to the switching modes and a measured current input I.sub.meas that indicates the charging current provided to inductor L1. The symbol “/” indicates that the sense of switch control signals /A and /E are inverted with respect to switch control signals B, C and D due to switching transistors P1 and P2 being P-channel devices and switching transistors N1, N2 and N3 being N-channel devices, since control signals /A, B, C, D and /E are directly connected to gates of corresponding switching transistors P1, N1, N2, N3 and P2, respectively. Measured current input I.sub.meas may be provided by integrating/low-pass filtering the voltage waveform across inductor L1, or by providing a sense winding on inductor L1 and appropriate measurement circuitry. Other current sensing techniques may alternatively be employed, including indirect or direct measurement of the drain current of transistor P1 or another transistor during the charging phase or discharging phase. Either the peak current or the valley current may be sampled and used for the measurement so that constant-on-time valley current control or constant-off-time peak current control may be implemented by switch control block 32. A current source 31 may be provided and activated by a control signal ramp_up during startup of SIMO DC-DC converter circuit 30 to draw current from ground to charge capacitor C− until power supply voltage V.sub.DD is greater than the value of power supply input voltage V.sub.SUPPLY for normal operation, at which time control signal ramp_up is de-asserted. Switch control block 32 may operate in a start-up mode that controls switching transistors P1, N1, N2, N3 and P2 to match a relative rate of decrease of power supply voltage V.sub.SS to the relative rate of rise of power supply voltage V.sub.SS so that power supply voltages V.sub.DD, V.sub.SS remain symmetric about a specified common-mode voltage associated with an amplifier to which SIMO DC-DC converter circuit 30 supplies power. In other terms, the rate of rise the magnitudes of power supply voltages V.sub.DD, V.sub.SS as a percentage of their maximum values are held constant during ramp-up/start-up.

[0023] Referring to FIG. 3B, a schematic diagram of an example ramp-down circuit 40A that may be used in SIMO switched-power DC-DC converter circuit 30 is shown, in accordance with an embodiment of the disclosure. When a control signal ramp_down is asserted, operational amplifier A1, is enabled, which, in a manner similar to that described above with respect to ramp-down circuit 40A, will drive current through a resistor R7 into the return node (ground), as long as the mid-point voltage provided by the resistive voltage divider implemented by resistors R1 and R2 differs from a reference voltage V.sub.t, which in the example embodiment is 0.5V. Resistors R3, R4, R5 and R6 set the voltage gain of ramp down circuit 40B, which controls the rate at which ramp down circuit 40B reacts to differences between the mid-point voltage and reference voltage V.sub.t.

[0024] Referring to FIG. 3C, a schematic diagram of another example ramp-down circuit 40B that may be used in SIMO switched-power DC-DC converter circuit 30 is shown, in accordance with an embodiment of the disclosure. When a control signal ramp_down is asserted, for example when disabling SIMO DC-DC converter circuit 30, or when a power-down event is detected, ramp-down circuit 40B is enabled by enabling operational amplifiers A2, A3 and A4 that provide a transconductance function operated by a voltage corresponding to a mid-point voltage V.sub.M between power supply voltages V.sub.DD, V.sub.SS, generated by a resistive voltage divider implemented by a pair of resistors R10, R11 of equal resistance. A current I.sub.MIRROR is generated through a current mirror formed by transistors N11, N12 and N13 that is equal to the difference between power supply voltage V.sub.DD and midpoint voltage V.sub.M divided by the resistance of resistor R16:

[00001]$I_{\mathrm{MIRROR}}=\frac{V_{DD}-V_M}{R}=\frac{V_{DD}-\left(\frac{V_{DD}+V_{SS}}{2}\right)}{R}=\frac{V_{DD}-V_{SS}}{2R}.$

Therefore. current I.sub.MIRROR is independent of the midpoint voltage and depends on the magnitude of the total power supply output voltage V.sub.DD−V.sub.SS. Since transistor N13 conducts current I.sub.MIRROR, transistor N11 will also conduct current I.sub.MIRROR through the series combination of resistors R13 and R12 and transistor N12 will conduct current a I.sub.MIRROR−I.sub.CTL through the series combination of resistors R15 and R14, where I.sub.CTL is the current provided by a current source Ictl. The series combination of resistors R13 and R12 and the series combination of resistors R15 and R14 have the same resistance R as resistor R16, so that the voltage at the inverting summing node of amplifier A2 is at midpoint voltage V.sub.M and the voltage at the inverting summing node of amplifier A3 is at V.sub.SS+R(I.sub.MIRROR−I.sub.CTL)=V.sub.M−RI.sub.CTL.

[0025] Operational amplifiers A2 and A3, along with output driver transistors P10 and N10 provide a buffered output that drives the ground node by draining current from either the terminal that provides power supply voltage V.sub.DD or the terminal that provides power supply voltage V.sub.SS, depending on whether midpoint voltage V.sub.M is greater than, or less than common mode voltage reference Vcm_ref. Output driver transistors P10 and N10 are off if adjustment of power supply voltages V.sub.DD and V.sub.SS, is not needed, i.e., if midpoint voltage V.sub.M is equal to a common mode voltage reference Vcm_ref that represents the input common mode voltage of class-D amplifier 20 of FIG. 2. If midpoint voltage V.sub.M is greater than common mode voltage reference Vcm_ref, the output of amplifier A2 is lowered, turning on transistor P10 to drain current from the terminal that supplies power supply voltage V.sub.DD to lower the voltage of the terminal that provides power supply voltage V.sub.DD. If the voltage V.sub.M−RI.sub.CTL is less than common mode voltage reference Vcm_ref, the output of amplifier A3 is raised, turning on transistor N10 to drain current from ground into the terminal that supplies power supply voltage V.sub.SS to raise the voltage of the terminal that provides power supply voltage V.sub.SS. The above action provides that the magnitude of the voltages across capacitors C+ and C− decay at the same rate, maintaining the mid-point of power supply voltages V.sub.DD, V.sub.SS at the common-mode voltage of class-D amplifier 20. Any difference between the magnitude of the voltages across capacitors C+ and C− will cause current injection into the ground return node to which the output of ramp-down circuit 40B is connected, which will correct any asymmetry as power supply voltages V.sub.DD, V.sub.SS decay. Before ramp down and prior to restarting the power supply, amplifiers A2, A3 and A4 are disabled by de-asserting control signal ramp down. Resistors R18 and R19 will then control the gate voltages of transistors N10, P10 to maintain transistors N10, P10 in an off state, and resistor R20 ensures that none of transistors N11, N12 and N13 conduct, conserving power that would otherwise continue to be consumed by the current mirror.

[0026] Referring now to FIGS. 4A-4F pictorial diagrams depicting example switching cycles that may be used various switching modes in example SIMO switched-power DC-DC converter circuit 30 of FIG. 3, are shown in accordance with various embodiments of the disclosure. The example switching cycles shown in FIGS. 4A-4F are not limiting, and other switching cycles might be employed to implement different modes of operation in switching power converters in accordance with other embodiments of the disclosure and not all of the depicted switching cycles are required by the embodiments of the disclosure. The left side of each of FIGS. 4A-4F depicts a charging phase in which energy is transferred from the input (V.sub.SUPPLY, ground) of SIMO DC-DC converter circuit 30 to inductor L1 as stored magnetic energy, and the right side of each of FIGS. 4A-4F shows a discharge phase, in which magnetic energy stored in inductor L1 is transferred to one or both of filter capacitors C+ and C−. However, some of the depicted cycles may simultaneously store energy in inductor L1 and transfer energy to one of filter capacitors C+ and C− under certain conditions, depending on the operation of switch control block 32 and the level of voltage across filter capacitors C+ and C−.

[0027] FIG. 4A shows a pair of switching cycles implementing a “differential dump” or “differential boost” cycle that may be used to provide charge to both of filter capacitors C+ and C−, as may be performed responsive to an indication that both power supply voltages V.sub.DD, V.sub.SS have magnitudes lower than their target threshold voltages, i.e., the differential between power supply voltages V.sub.DD, V.sub.SS has decreased below a target value and may be used while the common mode voltage V.sub.CM is within tolerance. Or, as described in the multiple control loop implementation described below, the switching cycle depicted in FIG. 4A may be to restore the differential between power supply voltages V.sub.DD, V.sub.SS independent of the common-mode voltage, while other power supply switching cycles as described below are used to control the common-mode voltage by adjusting either power supply voltage V.sub.DD or power supply voltage V.sub.SS individually.

[0028] FIG. 4B shows a pair of switching cycles implementing a boost cycle that may be used to provide charge to filter capacitor C+ to increase power supply voltage V.sub.DD, as may be performed responsive to an indication that the common mode voltage V.sub.CM is below a target threshold voltage. FIG. 4C shows a pair of switching cycles implementing a differential boost cycle that may be used to provide charge to filter capacitor C+ to increase power supply voltage V.sub.DD, and to, within the same pair of cycles, as may be performed responsive to an indication that the common mode voltage V.sub.CM is below a target threshold voltage and that both power supply voltages V.sub.DD, V.sub.SS have magnitudes lower than their target threshold voltages. FIG. 4D shows an inverting boost cycle that may be used to transfer charge from filter capacitor C− to decrease power supply voltage V.sub.SS, as may be performed in response to an indication that common mode voltage V.sub.CM is above a target threshold voltage. All of the above described switching cycles shown in FIGS. 4A-4D do not require the presence of switching transistor N2.

[0029] Additional switching cycles shown in FIG. 4E and FIG. 4F require the presence of switching transistor N2 and control signal C. FIG. 4E shows a pair of switching phases implementing a buck cycle that may be used to provide charge to filter capacitor C+ to increase power supply voltage V.sub.DD, as may be performed responsive to an indication that the common mode voltage V.sub.CM is below a target threshold voltage. FIG. 4F shows a pair of switching cycles implementing another boost cycle that may be used to provide charge to filter capacitor C+ to increase power supply voltage V.sub.DD, as may be performed responsive to an indication that the common mode voltage V.sub.CM is below a target threshold voltage. Table I below documents the operating cycles described above with reference to FIGS. 4A-4E, the state of control signals /A, B, C, D, /E, which of switching transistors P1, N1, N2, N3 and P2 are activated.

TABLE-US-00001 TABLE I Charge phase Discharge phase Control Control signals Transistors signals Transistors FIG. asserted Active asserted Active FIG. 4A /A, D P1, N3 B, /E N1, P2 FIG. 4B /A, D P1, N3 /A, /E P1, P2 FIG. 4C /A, /E P1, P2 B, /E N1, P2 FIG. 4D /A, D P1, N3 B, D N1, N3 FIG. 4E /A, /E P1, P2 C, /E N2, P2 FIG. 4F /A, D P1, N3 C, /E N2, P2

[0030] Referring now to FIG. 5, a block diagram of an example SIMO switched-power DC-DC converter circuit 50 is shown, in accordance with an embodiment of the disclosure. SIMO DC-DC converter circuit 50 is a general example of such a SIMO DC-DC converter circuit 50 with two or more output voltages filtered and held by multiple filter capacitors C.sub.O1 . . . C.sub.O(N−1), C.sub.O(N). Terminals of an inductor L may be coupled to any of filter capacitors C.sub.O1 . . . C.sub.O(N−1), C.sub.O(N) by controlling multiplexer 53 that provides a switching circuit. Additional switching circuits are provided by power switches 51A, 51B that couple terminals of inductor L to either ground (return terminal) or power supply voltage V.sub.SUPPLY. A switch control block 32A measures the voltages on filter capacitors C.sub.O1 . . . C.sub.O(N−1), C.sub.O(N) and operates power switches 51A, 51B and multiplexer 53 to maintain the relationship between the voltages on filter capacitors C.sub.O1 . . . C.sub.O(N−1), C.sub.O(N), according to a control algorithm implemented by switch control block 32A. An inductor current pre-process block 52A determines a measure of the inductor current required to maintain all of the voltages on filter capacitors C.sub.O1 . . . C.sub.O(N−1), C.sub.O(N), at the specified level and operates a proportional-integral (PI) controller 56 that controls the average inductor current through inductor L. A relative current pre-process block 52B determines whether relationships between the voltages on filter capacitors C.sub.O1 . . . C.sub.O(N−1), C.sub.O(N), are within specified tolerances and a time-division multiplexing (TDM) controller 54 operates multiplexer 53 to apportion current from inductor L as between filter capacitors C.sub.O1 . . . C.sub.O(N−1), C.sub.O(N) to maintain corresponding target voltages on filter capacitors C.sub.O1 . . . C.sub.O(N−1), C.sub.O(N).

[0031] Referring now to FIG. 6, a block diagram of an example switch control circuit 32B that may be used to implement control circuit 32 of single-inductor multiple-output (SIMO) switched-power DC-DC converter circuit 30 shown in FIG. 3 is shown, in accordance with an embodiment of the disclosure. Example switch control circuit 32B also represents a specific example of switch control circuit 32A that may be used in SIMO switched-power DC-DC converter circuit 50 of FIG. 5. A pair of buffers B1, B2 buffer and scale power supply voltages V.sub.DD, V.sub.SS to levels suitable for further signal processing as indications of the values of power supply voltages V.sub.DD, V.sub.SS. The outputs of buffers B1, B2 are combined by a first combiner 60A that sums indications of the values of power supply voltages V.sub.DD, V.sub.SS to provide a measure of the common-mode voltage V.sub.CM, since V.sub.CM=(V.sub.DD+V.sub.SS)/2. The outputs of buffers B1, B2 are also combined by a second combiner 60B that subtracts the indication of power supply voltage V.sub.SS from the indication of power supply voltage V.sub.DD to provide a measure of the differential between power supply voltages V.sub.DD, V.sub.SS. The control of the relative current distribution between the two power supply outputs provided across filter capacitors C+ and C−, is determined by a TDM control loop as exemplified by TDM controller 54 in FIG. 5. The output of combiner 60A is compared to a target threshold voltage V.sub.TH=1 V, which may be scaled to accommodate any scaling applied by buffers B1, B2, and in the instant example corresponds to the condition (V.sub.DD+V.sub.SS)/2>0.5V. A pair of comparators K1, K2 compare the output of combiner 60A with an upper threshold voltage V.sub.THU=1.03 V and a lower threshold voltage V.sub.THL=0.97V, respectively. When a cycle phase Φ1 commences, as determined by logical-AND gates 61A-61D, the states of the outputs of comparators K1, K2 is transferred to the output state of set/reset flip-flops Q1 and Q2, respectively, as illustrated in Table II below.

TABLE-US-00002 TABLE II K1 K2 diff_dump −boost −boost B /E D A 0 0 1 0 0 φ2 φ2 φ1 φ1 1 0 0 1 0 φ2 1 1 φ1 0 1 0 0 1 0 φ2 φ1 1

[0032] Inverters I1 and I2 provide the reset outputs to ensure the appropriate one of set/reset flip-flop Q1 or set/reset flip-flop Q2 is reset when the other one of flip-flop set/reset flip-flop Q1 or set/reset flip-flop Q2 is set. The start of cycle phase Φ1 causes both of a set/reset flip-flop Q1 and a set/reset flip-flop Q2 to be set if the voltage at the output of combiner 60A is within +/−300 mV of target threshold voltage V.sub.TH, to signal that a differential dump cycle should be permitted as illustrated in FIG. 4A. (Whether or not a differential dump cycle will actually be performed is determined according to the on-time determined by inductor current measurements as described in further detail below.) If the voltage at the output of combiner 60A is greater than V.sub.THU, only set/reset flip-flop Q1 is set, to command a negative boost cycle as illustrated in FIG. 4C. If the voltage at the output of combiner 60A is less than V.sub.THL, only set/reset flip-flop Q2 is set, to command a positive boost cycle as illustrated in FIG. 4B.

[0033] As illustrated in Table II above, during the cycle discharge phase enabled by phase Φ2, control signal B and/or control signal /E is asserted according to the type of cycle commanded, so that charging of filter capacitor C− is selected during phase Φ2 if V.sub.CM−(V.sub.DD+V.sub.SS)/2>0.3V, charging of filter capacitor C+ is selected if V.sub.CM−(V.sub.DD+V.sub.SS)/2<−0.3V or both if V.sub.CM is within 300 mV of (V.sub.DD+V.sub.SS)/2. The discharge phase duration control is provided by a PI control block 64 that receives the output of a combiner 60C that generates a positive output when the differential voltage indication at the output of combiner 60B is less than 5V, which is the example target differential voltage in the depicted embodiment of switched-power DC-DC converter circuit 30 of FIG. 3. The control loop implemented is either a constant-on-time valley current control or a constant-off-time peak current control as determined by how measured inductor current indication Imeas is derived. A comparator K2 compares the value of the output of PID control block 64 to measured inductor current indication Imeas to determine whether the energy transferred during discharge phase Φ2 has reached the value indicated by of the output of PID control block 64.

[0034] The control of the inductor current by PI control block 64 is performed by controlling the pulse width of discharging phase Φ2. A ramp generator 66, which is edge-retriggerable, generates a ramp that is compared to a threshold voltage V.sub.th by a comparator K3 to terminate a fixed-period charging phase Φ1 by setting the state of flip-flop to commence a variable-period discharge phase Φ2. A re-triggerable one-shot 38 restarts ramp generator 66 and resets flip-flop Q2 to start the next charging phase Φ1, when comparator K2 indicates that charging current is needed as determined by a logical-AND gate 61E, implementing a continuous conduction mode (CCM) or a discontinuous conduction mode (DCM) pulse-skipping mode, depending on the output of PI control block 64, if the current control employs valley current control. Otherwise, for peak current control, CCM operation must be maintained. The charging time T.sub.on is independent of the current control value and the inductor current and if the current control value is still greater than the inductor current at the end of charging phase Φ1, then a minimum discharge cycle length is provided in the subsequent discharge phase Φ2. PI control block 64 is slew-rate limited and the output range is also limited. The on-time of power switches 51A, 51B is related to the input voltage V.sub.in and the output voltages V.sub.+, V.sub.− in order to maintain a pseudo-fixed frequency of operation such that:

[00002]$T_{ON+}=\frac{V_{+}-V_{in}}{V_{+}}{T}_{CYC},T_{ON-}=\frac{V_{-}}{V_{in}+V_{-}}{T}_{CYC}\mathrm{and}$$T_{OFF+}=\frac{V_{in}}{V_{+}}{T}_{CYC},T_{OFF-}=\frac{V_{in}}{V_{in}+V_{-}}{T}_{CYC},$

for the boost cycles and

[00003]$T_{\mathrm{ON}\_\mathrm{diff}}=\frac{V_{+}-V_{-}}{V_{+}-V_{-}+V_{in}}{T}_{CYC},\mathrm{and}{T}_{\mathrm{OFF}\_\mathrm{diff}}=\frac{V_{in}}{V_{+}-V_{-}+V_{in}}{T}_{CYC}$

in which time T.sub.CYC is the full cycle period. The start time of charging phase Φ1 may be locked to a PLL clock to maintain a fixed reference interval for the start of charging phase Φ1 by synchronizing the start of ramp generator 66. A logical-OR gate 62 and a logical-NOR gate 63 activate both of control signal /A and control signal D during charging phase Φ1, and during discharging phase Φ2, maintain either control signal /A or control signal D or both, depending on the state of flip-flop Q1 and flip-flop Q2. which indicate whether charging of filter capacitor C+ or dis-charging of filter capacitor C−, or both are needed during discharging phase Φ2. If both flip-flop Q1 and flip-flop Q2 are set, a differential dump cycle as illustrated by FIG. 4A is performed. If only flip-flop Q1 is set, a negative boost cycle as illustrated by FIG. 4D is performed, and if only flip-flop Q2 is set, a positive boost cycle as illustrated by FIG. 4B is performed. Additional cycles, including all of the switching cycles depicted in FIGS. 4A-4F may be implemented by appropriate circuitry in switch control 32B according to other embodiments of the disclosure.

[0035] FIG. 7A and FIG. 7B are example signal waveform diagrams illustrating operation of example SIMO switched-power DC-DC converter circuit 30 of FIG. 3, in accordance with embodiments of the disclosure. FIG. 7A depicts operation according to the switching cycles described above, in which a charging phase Φ1 during which an inductor current I.sub.L increases stores energy in inductor L1 for a constant time period and a discharging phase Φ.sub.2 during which inductor current decreases to charge filter capacitor C+ or discharge filter capacitor C−, or charge filter capacitor C+ and discharge filter capacitor C− at the same time, and which terminates according to the determined energy transfer required for the cycle. FIG. 7B depicts operation according to other embodiments of the disclosure, in which, rather than alternating charging of filter capacitor C+ or discharging of filter capacitor C− at each discharging phase Φ2, the TDM control of the discharge phase energy allocation changes the relative width of a separate phase Φ2a, during, which, for example, charging of filter capacitor C+ is performed, and another phase Φ2b, during which discharging of filter capacitor C− is performed after time period T.sub.SW has elapsed. Since PI controller 64 in FIG. 6 is determining the total energy needed to maintain the voltage across both of filter capacitors C+, C− at their target values, the switching cycles depicted in FIG. 7B may be implemented by allowing the state of flip-flops Q1 and Q2 of FIG. 6 to change state during discharging phase Φ2 by changing the logic provided between comparators K1, K2 and set/reset flip-flops Q1, Q2 so that the outputs of comparators K1, K2 determine the duration of time period T.sub.SW.

[0036] FIG. 8A and FIG. 8B are example state transition diagrams illustrating operation of example SIMO switched-power DC-DC converter circuit 30 of FIG. 3, in accordance with embodiments of the disclosure. FIG. 8A depicts the example single discharge phase Φ2 operation illustrated in FIG. 7A, in which the differential boost phase in the right side of FIG. 4A is also added to the above-described operation of example SIMO switched-power DC-DC converter circuit 30. In the example of FIG. 8A, after charging phase 80 is completed, either a differential dump phase 82 as illustrated in the right side of FIG. 4A is initiated if the differential voltage V.sub.DIFF between the output terminals is low, but common mode voltage V.sub.CM is correct, or a boost phase 84 as illustrated in the right side of FIG. 4B is initiated if common-mode voltage V.sub.CM is too low, or an inverting boost phase 86 as illustrated in the right side of FIG. 4D is initiated if common-mode voltage V.sub.CM is too high. FIG. 8B shows an example of the TDM divided individual phase Φ2a, Φ2b operation as illustrated in the example of FIG. 7B, in which, rather than returning to charging phase 80 after completing one of boost phase 84 or inverting boost phase 86, after time t=T.sub.SW, boost phase 84 transitions to inverting boost phase 86.

[0037] In summary, this disclosure shows and describes circuits and integrated circuits having SIMO switched-power DC-DC converters and Class-D amplifiers that include the SIMO converters. The SIMO converters may provide outputs that are symmetric about a common-mode input voltage of the amplifier, while remaining asymmetric about a return terminal of the amplifier and switching converter. The SIMO converters may include an inductive element for coupling an input of the switched-power DC-DC converter circuit to a plurality of outputs of the switched-power DC-DC converter circuit and having at least one winding, a switching circuit for controlling energizing of the at least one winding of the inductive element from an input voltage source connected to the input of the switched-power DC-DC converter circuit, and a control circuit for controlling switching of the switching circuit to supply output current to each of the plurality of outputs of the switched-power DC-DC converter circuit. The control circuit may have multiple switching modes and may, in at least one of the multiple switching modes, the switching circuit may couple the inductive element between at least two of the plurality of outputs of the switched-power DC-DC converter circuit so that energy stored in the inductive element produces a differential change between corresponding voltages of the at least two of the plurality of outputs of the switched-power DC-DC converter circuit.

[0038] In some example embodiments, the switched-power DC-DC converter circuit may comprise an input terminal and a return terminal for receiving an input voltage of the switched-power DC-DC converter circuit, a pair of outputs of the DC-DC converter for providing a differential output voltage of the DC-DC converter, an inductive element for coupling the input of the switched-power DC-DC converter circuit to the pair of outputs of the switched-power DC-DC converter circuit and having at least one winding, a switching circuit for controlling energizing of the at least one winding of the inductive element from the input of the switched-power DC-DC converter circuit and transfer of energy from the at least one winding of the inductive element to the pair of outputs of the DC-DC converter, and a control circuit for controlling switching of the switching circuit to supply output current to each of the pair of outputs of the switched-power DC-DC converter circuit. The control circuit may implement a first control loop that maintains a common mode voltage of the pair of outputs of the DC-DC converter at a predetermined voltage independent of the individual voltages of the pair of outputs of the switched-power DC-DC converter.

[0039] In some example embodiments, the switched-power DC-DC converter circuit may implement a power supply for a pulse-width modulated amplifier output switching circuit, and the pair of outputs may be provided to the power supply inputs of the pulse-width modulated amplifier output switching circuit. A common-mode voltage of an input of the pulse-width modulated amplifier may be offset from the voltage of the return terminal and equal to a midpoint of a differential voltage between the pair of outputs, so that the output of the pulse-width modulated amplifier output switching circuit is symmetric about the common-mode voltage of the input of the pulse-width modulated amplifier. In some example embodiments, the first control loop may be a hysteretic time-division multiplexed control loop. In some example embodiments, the control circuit may implement a second control loop that maintains a voltage between the differential outputs by controlling an average current through the inductive element. In some example embodiments, the second control loop may be a constant-on-time valley current control loop or a constant-off-time peak current control loop. The control circuit may have multiple operating modes and in at least one of the multiple operating modes, the switching circuit may couple the inductive element between the pair of outputs of the switched-power DC-DC converter circuit so that energy stored in the inductive element produces a differential change between corresponding voltages of the pair of outputs of the switched-power DC-DC converter circuit.

[0040] In some example embodiments, the switching circuit may comprise a first switch for coupling a first terminal of the inductive element to the first input of the switched-power DC-DC converter circuit, a second switch for coupling the second terminal of the inductive element to the second input of the switched-power DC-DC converter circuit, a third switch for coupling the first terminal of the inductive element to a first one of the pair of outputs, and a fourth switch for coupling the second terminal of the inductive element to a second one of the pair of outputs. The control circuit may control the first switch, the second switch, the third switch and the fourth switch, so that when the first switch and the second switch are activated by the control circuit, the inductive element stores magnetic energy in a first charging phase, and so that when the third switch and the fourth switch are activated by the control circuit in a differential discharging phase, the stored magnetic energy provides the differential change between the corresponding voltages of the pair of outputs. In some example embodiments, the control circuit may, in response to determining that the common-mode voltage has changed in a direction of the corresponding voltage of the first one of the pair of outputs, further activate the second switch and the third switch in a second discharging phase after a repetition of the first charging phase so that the stored magnetic energy provides a common-mode correction that produces a change in the corresponding voltage of the second one of the pair of outputs. In some example embodiments, the control circuit may de-activate the second switch during a second portion of the second discharging phase and activates the fourth switch.

[0041] In some example embodiments, the switching circuit may comprise a fifth switch that couples the first terminal of the inductive element to the second input of the switched-power DC-DC converter circuit and which may be controlled by the control circuit. The control circuit may, in response to determining that the common-mode voltage has changed in a direction of the corresponding voltage of the second one of the pair of outputs, activate either the first switch and the second switch or the first switch and the fourth switch in another charging phase. The control circuit may further activate the fourth switch and the fifth switch in another discharge phase after the other charging phase to provide another common-mode correction that produces a change in the corresponding voltage of the first one of the pair of outputs. In some example embodiments, the control circuit may activate the first switch and the second switch in the other charging phase, and deactivate the fifth switch and activates the third switch a second portion of the other discharge phase. In some example embodiments, the control circuit may wherein the control circuit activate the first switch and the fourth switch in another charging phase, and may, in response to determining that the common-mode voltage has changed in a direction of the corresponding voltage of the second one of the pair of outputs, further de-activate the first switch and activate the third switch after the other charging phase to provide another common-mode correction that produces a net change in the corresponding voltage of the first one of the pair of outputs. In some example embodiments, the control circuit may, in response to determining that the common-mode voltage has changed in a direction of the corresponding voltage of the second one of the pair of outputs, further activate the first switch and the fourth switch after a repetition of the first charging phase to provide another common-mode correction that produces a change in the corresponding voltage of the first one of the pair of outputs. The control circuit may further activate the third switch and the fourth switch after a first portion of the other discharge phase during a second portion of the other discharging phase.

[0042] While the disclosure has shown and described particular embodiments of the techniques disclosed herein, it will be understood by those skilled in the art that the foregoing and other changes in form, and details may be made therein without departing from the spirit and scope of the disclosure. For example, the techniques shown above may be applied in a DC-DC converter for supplying circuits other than an amplifier.