LARGE DIAMETER SILICON CARBIDE WAFERS
20260071351 ยท 2026-03-12
Inventors
- Yuri Khlebnikov (Raleigh, NC, US)
- Varad R. Sakhalkar (Morrisville, NC, US)
- Caleb A. Kent (Durham, NC, US)
- Valeri F. Tsvetkov (Durham, NC, US)
- Michael J. Paisley (Raleigh, NC, US)
- Oleksandr Kramarenko (Durham, NC, US)
- Matthew David Conrad (Durham, NC, US)
- Eugene Deyneka (Raleigh, NC, US)
- Steven Griffiths (Morrisville, NC, US)
- Simon Bubel (Carrboro, NC, US)
- Adrian R. Powell (Cary, NC, US)
- Robert Tyler Leonard (Raleigh, NC, US)
- Elif Balkas (Cary, NC, US)
- Jeffrey C. Seaman (Louisburg, NC, US)
Cpc classification
International classification
C30B23/06
CHEMISTRY; METALLURGY
Abstract
Silicon carbide (SiC) wafers and related methods are disclosed that include large diameter SiC wafers with wafer shape characteristics suitable for semiconductor manufacturing. Large diameter SiC wafers are disclosed that have reduced deformation related to stress and strain effects associated with forming such SiC wafers. As described herein, wafer shape and flatness characteristics may be improved by reducing crystallographic stress profiles during growth of SiC crystal boules or ingots. Wafer shape and flatness characteristics may also be improved after individual SiC wafers have been separated from corresponding SiC crystal boules. In this regard, SiC wafers and related methods are disclosed that include large diameter SiC wafers with suitable crystal quality and wafer shape characteristics including low values for wafer bow, warp, and thickness variation.
Claims
1. A method comprising: growing a crystalline material of silicon carbide at a growth temperature while maintaining stress for at least twenty percent of the crystalline material below a critical resolved shear stress for silicon carbide at the growth temperature; and separating a silicon carbide wafer from the crystalline material of silicon carbide to form the silicon carbide wafer with a diameter of at least 195 millimeters (mm).
2. The method of claim 1, wherein growing the crystalline material of silicon carbide comprises maintaining stress for at least forty percent of the crystalline material below the critical resolved shear stress for silicon carbide.
3. The method of claim 1, wherein growing the crystalline material of silicon carbide comprises maintaining stress for at least eighty percent of the crystalline material below the critical resolved shear stress for silicon carbide.
4. The method of claim 1, wherein the silicon carbide wafer comprises a thickness in a range from 300 microns (m) to 1000 m and a bow in a range from 25 m to 25 m.
5. The method of claim 1, wherein the diameter is in a range from 195 mm to 305 mm.
6. The method of claim 1, wherein the diameter is in a range from 195 mm to 455 mm.
7. A method comprising: growing a crystalline material of silicon carbide; and separating a silicon carbide wafer from the crystalline material of silicon carbide by variably adjusting a cutting depth across the crystalline material to form the silicon carbide wafer with a diameter of at least 195 millimeters (mm), and a bow in a range from 25 microns (m) to 25 m.
8. The method of claim 7, wherein the diameter of the silicon carbide wafer is in a range from 195 mm to 305 mm.
9. The method of claim 7, wherein the diameter of the silicon carbide wafer is in a range from 195 mm to 455 mm.
10. The method of claim 7, wherein the silicon carbide wafer comprises a thickness in a range from 300 m to 1000 m.
11. The method of claim 7, wherein separating the silicon carbide wafer comprises variably adjusting the cutting depth across the crystalline material based on a defect profile of the crystalline material.
12. The method of claim 7, wherein separating the silicon carbide wafer comprises variably adjusting the cutting depth across the crystalline material based on a doping profile of the crystalline material.
13. The method of claim 7, wherein separating the silicon carbide wafer comprises variably adjusting the cutting depth across the crystalline material based on a wafer shape characteristic of another silicon carbide wafer that was previously separated from the crystalline material.
14. The method of claim 7, wherein separating the silicon carbide wafer comprises variably adjusting the cutting depth across the crystalline material based on a shape of a top surface of the crystalline material.
15. The method of claim 7, wherein separating the silicon carbide wafer comprises laser-assisted separation of the crystalline material.
16. The method of claim 7, wherein separating the silicon carbide wafer comprises sawing of the crystalline material.
17. A method comprising: growing a crystalline material of silicon carbide; characterizing the crystalline material of silicon carbide or an initial silicon carbide wafer that has been separated from the crystalline material of silicon carbide to determine one or more of a crystallographic defect profile, a doping profile, a crystallographic stress profile, and a shape; and separating a subsequent silicon carbide wafer from the crystalline material of silicon carbide by variably adjusting a cutting depth across the crystalline material based on the one or more of the crystallographic defect profile, the doping profile, the crystallographic stress profile, and the shape.
18. The method of claim 17, wherein the subsequent silicon carbide wafer comprises a diameter of at least 195 millimeters (mm), and a bow in a range from 25 microns (m) to 25 m.
19. The method of claim 17, wherein the shape comprises a wafer shape characteristic of the initial silicon carbide wafer.
20. The method of claim 17, wherein the shape comprises a shape of a top surface of the crystalline material before the subsequent silicon carbide wafer is separated.
21. The method of claim 17, wherein separating the subsequent silicon carbide wafer comprises laser-assisted separation of the crystalline material.
22. The method of claim 17, wherein separating the subsequent silicon carbide wafer comprises sawing of the crystalline material.
Description
BRIEF DESCRIPTION OF THE DRAWING FIGURES
[0020] The accompanying drawing figures incorporated in and forming a part of this specification illustrate several aspects of the disclosure, and together with the description serve to explain the principles of the disclosure.
[0021]
[0022]
[0023]
[0024]
[0025]
[0026]
[0027]
[0028]
[0029]
[0030]
[0031]
[0032]
[0033]
[0034]
[0035]
[0036]
[0037]
[0038]
[0039]
[0040]
[0041]
[0042]
[0043]
[0044]
[0045]
[0046]
[0047]
[0048]
[0049]
[0050]
[0051]
[0052]
[0053]
[0054]
[0055]
[0056]
[0057]
DETAILED DESCRIPTION
[0058] The embodiments set forth below represent the necessary information to enable those skilled in the art to practice the embodiments and illustrate the best mode of practicing the embodiments. Upon reading the following description in light of the accompanying drawing figures, those skilled in the art will understand the concepts of the disclosure and will recognize applications of these concepts not particularly addressed herein. It should be understood that these concepts and applications fall within the scope of the disclosure and the accompanying claims.
[0059] It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the present disclosure. As used herein, the term and/or includes any and all combinations of one or more of the associated listed items.
[0060] It will be understood that when an element such as a layer, region, or substrate is referred to as being on or extending onto another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being directly on or extending directly onto another element, there are no intervening elements present. Likewise, it will be understood that when an element such as a layer, region, or substrate is referred to as being over or extending over another element, it can be directly over or extend directly over the other element or intervening elements may also be present. In contrast, when an element is referred to as being directly over or extending directly over another element, there are no intervening elements present. It will also be understood that when an element is referred to as being connected or coupled to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being directly connected or directly coupled to another element, there are no intervening elements present.
[0061] Relative terms such as below or above or upper or lower or horizontal or vertical may be used herein to describe a relationship of one element, layer, or region to another element, layer, or region as illustrated in the Figures. It will be understood that these terms and those discussed above are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures.
[0062] The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms a, an, and the are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms comprises, comprising, includes, and/or including when used herein specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
[0063] Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this disclosure belongs. It will be further understood that terms used herein should be interpreted as having a meaning that is consistent with their meaning in the context of this specification and the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
[0064] Silicon carbide (SiC) wafers and related methods are disclosed that include large diameter SiC wafers with wafer shape characteristics suitable for semiconductor manufacturing. Large diameter SiC wafers are disclosed that have reduced deformation related to stress and strain effects associated with forming such SiC wafers. As described herein, wafer shape and flatness characteristics may be improved by reducing crystallographic stress profiles during growth of SiC crystal boules or ingots. Wafer shape and flatness characteristics may also be improved after individual SiC wafers have been separated from corresponding SiC crystal boules. In this regard, SiC wafers and related methods are disclosed that include large diameter SiC wafers with suitable crystal quality and wafer shape characteristics including low values for wafer bow, warp, and thickness variation.
[0065] SiC can be a very challenging crystalline material to grow since at normal pressures it does not have a liquid state but instead converts directly from a solid to a gas and back to a solid. This makes it different from most materials in that liquid phase growth is not available. Another major challenge for SiC crystal growth is the very low stacking fault energy observed in SiC which makes it very easy to introduce additional planes of atoms and their associated defect structures into the crystalline lattice. This low stacking fault energy combined with the very high temperatures employed in conventional physical vapor transport growth of SiC make it challenging to maintain growth in a regime where the energy available from local stress fields is below the energy required to create stacking faults. Crystallographic stress in SiC can be controlled by many factors. Crystal height and crystal diameter can play important roles as the stress can increase proportionately to the crystal height and to the square power of the diameter. Conventional SiC growth techniques have achieved 100 and 150 millimeter (mm) diameter SiC crystals. Lengths of such SiC crystals can be limited to prevent induced crystal stress from exceeding a critical resolved shear stress for the SiC crystal where high densities of dislocations are formed. For larger diameter SiC crystals (e.g., above 150 mm) as disclosed herein, the amount the diameter is increased can disproportionately increase the crystal stress, thereby producing shorter crystal heights. In this regard, conventional crystal growth techniques are not necessarily scalable for larger diameters.
[0066] General aspects of seeded sublimation growth processes for SiC are well established. As such, those skilled in the field of crystal growth and particularly those skilled in the field of SiC growth and related systems will recognize that specific details of a given technique or process can vary depending on many relevant circumstances, processing conditions, and equipment configurations. Accordingly, the descriptions given herein are most appropriately given in a general and schematic sense with the recognition that those persons of skill in the art will be able to implement and use various embodiments disclosed herein based on the provided disclosure without undue experimentation. Additionally, those skilled in this art will recognize that SiC sublimation systems of the type described herein are commercially available in various standard configurations. Alternately, sublimation systems may be designed and implemented in custom configurations, where necessary or appropriate. Accordingly, the embodiments described herein are not limited to a particular subset of sublimation systems, or any particular system configuration. Rather, many different types and configurations of sublimation systems may be used to grow crystalline SiC material in accordance with embodiments disclosed herein.
[0067]
[0068] During crystal growth, the source material 102 sublimes and forms SiC on the seed 104. Sublimation may occur when the source material 102 is heated to a temperature in a range from 1200 C. to 3000 C., or 1800 C. to 3000 C., or 1800 C. to 2500 C., or 1800 C. to 2000 C., or 2000 C. to 2200 C., among other temperature ranges. While the temperature of the source material 102 is being raised, the temperature of the growth surface of the seed 104 is likewise raised to a temperature approaching the temperature of the source material 102. Typically, the growth surface of the seed 104 is heated to a temperature in a range from 1200 C. to 3000 C., or 1800 C. to 3000 C., or 1800 C. to 2500 C., or 1700 C. to 2400 C., or 1800 C. to 2000 C., or 2000 C. to 2200 C., among other temperature ranges. During the growth process, the crucible 100 is evacuated slowly to reduce pressure. In certain embodiments, growth may be performed at a pressure in a range from 0.1 torr to 50 torr, or 0.1 torr to 25 torr, or 0.1 torr to 15 torr, or 1 torr to 15 torr, among other pressure ranges. Growth temperatures and growth pressures may generally vary with one another. For example, depending on the growth conditions, higher growth temperatures may be associated with higher growth pressures or lower growth temperatures may be associated with lower growth pressures. By maintaining the source material 102 and the growth surface of the seed 104 at their respective temperatures for a sufficient time, macroscopic growth of monocrystalline SiC of a desired polytype may form upon the seed 104.
[0069] Turning to
[0070] Sublimation growth of SiC can be accomplished with various growth systems, differently sized crucibles, different types of crucibles of various materials and using varying heating methods. Specific growth temperatures and pressures can be adapted by one of skill in the art to accommodate these variables. In the typical case, where such variables as the type or size of the crucible are changed, some experimental growths may need to be performed as mentioned above, to settle on the best growth conditions for a specific system. After crystal growth, the SiC crystal 112 forms a bulk crystalline material, sometimes referred to as a boule or an ingot.
[0071] Various microelectronic, optoelectronic, and microfabrication applications require thin layers of crystalline materials as a starting structure for fabricating various useful systems. Various methods for forming thin layers of crystalline materials from bulk crystalline materials include sawing and laser-assisted separation techniques. In certain embodiments, a method for cutting thin layers (e.g., wafers or substrates) from crystalline boules or ingots involves the use of wire saws. Wire sawing technology has been applied to various crystalline materials, such as silicon (Si), sapphire, and SiC. A wire saw tool may include an ultra-fine steel wire (typically having a diameter of 0.2 mm or less) that is passed through grooves of one or many guide rollers. Two slicing methods exist, namely, loose abrasive slicing and fixed abrasive slicing. Loose abrasive slicing involves application of a slurry (typically a suspension of abrasives in oil) to a steel wire running at high speed, whereby the rolling motion of abrasives between the wire and the workpiece results in cutting of the boule or ingot. For fixed abrasive slicing, a wire fixed with diamond abrasives may be used in a method that requires only a water-soluble coolant liquid (i.e., not a slurry). High-efficiency parallel slicing permits a large number of wafers to be produced in a single slicing procedure.
[0072]
[0073] It is also possible to produce vicinal (also known as offcut or off-axis) wafers having end faces that are not parallel to the crystallographic c-plane. Vicinal wafers (e.g., of SiC) having various degrees (e.g., 0.1, 0.25, 0.5, 0.75, 1, 2, 4, 6, 8, or more degrees) offcut are frequently employed as growth substrates for high-quality epitaxial growth of homoepitaxial layers of SiC as well as other materials (e.g., AlN and other Group III nitrides). Vicinal wafers may be produced either by growing a boule or ingot in a direction away from the c-axis (e.g., growing over a vicinal seed material and sawing the ingot perpendicular to the ingot sidewalls), or by growing an ingot starting with an on-axis seed material and sawing or cutting the ingot at an angle that departs from perpendicular to the ingot sidewalls.
[0074]
[0075]
[0076]
[0077] Another method for separating wafers or substrates from bulk crystalline material comprises a laser-assisted separation technique that includes forming laser subsurface damage within the bulk crystalline material and subsequently separating a wafer from the bulk crystalline material along the laser subsurface damage. Tools for forming subsurface damage in crystalline materials permit laser emissions to be focused within an interior of a crystalline material, and enable lateral movement of a laser relative to the crystalline material. Typical laser damage patterns may include formation of parallel lines that are laterally spaced relative to one another at a depth within the crystalline material. Parameters such as focusing depth, laser power, translation speed, and subsurface damage line spacing may be adjusted to impart laser damage, but adjustment of certain factors involves tradeoffs. Increasing laser power tends to impart greater subsurface damage that may enhance ease of fracturing (e.g., by reducing the stress required to complete fracturing), but greater subsurface damage increases surface irregularities along surfaces exposed by fracturing, such that additional processing may be required to render such surfaces sufficiently smooth for subsequent processing (e.g., for incorporation in electronic devices), and the additional processing leads to additional kerf losses. Reducing lateral spacing between subsurface laser damage lines may also enhance ease of fracturing, but a reduction in spacing between laser damage lines increases the number of translational passes between a substrate and a laser, thereby reducing tool throughput. Such laser-assisted separation techniques may provide reduced kerf losses as compared with wire sawing techniques. Kerf loss refers to a total amount of material loss associated with forming an individual wafer from bulk crystalline material.
[0078]
[0079] As used herein, a substrate or a wafer refers to a crystalline material, such as a single crystal semiconductor material. In certain embodiments, a substrate may have sufficient thickness (i) to be surface processed (e.g., lapped and polished) to support epitaxial deposition of one or more semiconductor material layers, and optionally (ii) to be free-standing if and when separated from a rigid carrier. In certain embodiments, a substrate may have a generally cylindrical or circular shape, and/or may have a thickness of at least about one or more of the following thicknesses: 200 microns (m), 300 m, 350 m, 500 m, 750 m, 1 millimeter (mm), 2 mm, or more or less. In certain embodiments, a substrate may include a thicker wafer that is divisible into two thinner wafers. In certain embodiments, a substrate may be part of a thicker substrate or wafer having one or more epitaxial layers (optionally in conjunction with one or more metal contacts) arranged thereon as part of a device wafer with a plurality of electrically operative devices. The device wafer may be divided in accordance with aspects of the present disclosure to yield a thinner device wafer and a second thinner wafer on which one or more epitaxial layers (optionally in conjunction with one or more metal contacts) may be subsequently formed. In certain embodiments, large diameter wafers or substrates may comprise a diameter of 195 mm or greater, or 200 mm or greater, or 300 mm or greater, or 450 mm or greater, or in a range from 195 mm to 455 mm. In certain embodiments, a wafer or substrate may comprise 4H-SiC with a diameter of 195 mm or greater, or 200 mm or greater, and a thickness in a range of 100 m to 1000 m, or in a range of 100 m to 800 m, or in a range of 100 m to 600 m, or in a range of 150 m to 500 m, or in a range of 150 m to 400 m, or in a range of 200 m to 500 m, or in a range of 300 m to 1000 m, or in a range of 500 m to 2000 m, or in a range of 500 m to 1500 m, or in any other thickness range or having any other thickness value specified herein. In certain embodiments, the terms substrate and wafer may be used interchangeably as a wafer is typically used as a substrate for semiconductor devices that may be formed thereon. As such, a substrate or a wafer may refer to free-standing crystalline material that has been separated from a larger bulk crystalline material or substrate.
[0080] Embodiments disclosed herein may be applied to substrates or wafers of various crystalline materials, of both single crystal and polycrystalline varieties. In certain embodiments, substrates or wafers may comprise cubic, hexagonal, and other crystal structures, and may comprise crystalline materials having on-axis and off-axis crystallographic orientations. Exemplary embodiments may include single crystal semiconductor materials having hexagonal crystal structure, such as 4H-SiC, 6H-SiC. Various illustrative embodiments described hereinafter mention SiC generally or 4H-SiC specifically, but it is to be appreciated that other suitable crystalline materials may be used. Among the various SiC polytypes, the 4H-SiC polytype is particularly attractive for power electronic devices due to its high thermal conductivity, wide bandgap, and isotropic electron mobility. Embodiments disclosed herein may apply to on-axis SiC (i.e., with no intentional angular deviation from the c-plane thereof) or off-axis SiC (i.e., typically departing from a grown axis such as the c-axis by a non-zero angle, typically in a range of from 0.5 to 10 degrees or a subrange thereof such as 2 to 6 degrees or another subrange). Certain embodiments disclosed herein may utilize on-axis 4H-SiC or vicinal (off-axis) 4H-SiC having an offcut in a range from 1 to 10 degrees, or 2 to 6 degrees, or about 2, 4, 6, or 8 degrees. Embodiments disclosed herein may also apply to both doped crystalline semiconductor materials (e.g., N-doped conductive SiC and/or P-doped SiC), co-doped, and/or undoped crystalline semiconductor materials (e.g., semi-insulating SiC or high resistivity SiC). In certain embodiments, SiC crystalline materials, including SiC boules and SiC wafers, may comprise N-type doping (including intentional and unintentional dopants such as nitrogen) with concentrations in a range from 110.sup.17 cm.sup.3 to 110.sup.21 cm.sup.3, or in a range from 110.sup.17 cm.sup.3 to 310.sup.18 cm.sup.3, or in a range from 110.sup.18 cm.sup.3 to 110.sup.19 cm.sup.3, or in a range from 110.sup.18 cm.sup.3 to 310.sup.18 cm.sup.3, or less than 110.sup.17 cm.sup.3 among others. In certain embodiments, N-doped SiC crystalline materials may have a resistivity in a range from 0.001 ohm-cm to 0.05 ohm-cm, or in a range from 0.001 ohm-cm to 0.03 ohm-cm, or in a range from 0.005 ohm-cm to 0.05 ohm-cm, or in a range from 0.005 ohm-cm to 0.03 ohm-cm. In other embodiments, higher resistivity SiC crystalline materials, including semi-insulating SiC boules and semi-insulating SiC wafers, may comprise unintentionally doped or undoped SiC with a resistivity of at least 1500 ohm-cm, or at least 5000 ohm-cm, or at least 50,000 ohm-cm, or at least 110.sup.5 ohm-cm, or at least 110.sup.6 ohm-cm, or at least 110.sup.9 ohm-cm or in a range from 1500 ohm-cm to 110.sup.9 ohm-cm, or in a range from 110.sup.5 ohm-cm to 110.sup.9 ohm-cm. Semi-insulating SiC wafers may be doped with vanadium, aluminum, or combinations thereof. Co-doped SiC wafers may comprise combinations of two or more dopants, such as nitrogen, aluminum, and vanadium, among others depending on the embodiment.
[0081] Crystalline SiC can include various structural crystal defects, including micropipes, dislocations (e.g., threading, edge, screw and/or basal plane dislocations, among others), hexagonal voids, and stacking faults, among others. Structural crystal defects may be formed during crystal growth and/or during cooldown after growth where one or more discontinuities are formed in the material lattice structure of crystalline SiC. Such structural crystal defects can be detrimental to fabrication, proper operation, device yield, and reliability of semiconductor devices subsequently formed on SiC wafers. The presence of various structural crystal defects can provide stress in freestanding SiC wafers that may contribute to various deviations in wafer shape (e.g., reduced flatness characteristics as discussed below). Additional deviations to wafer shape may be formed during wafer separation from boules or ingots by either wire cutting or laser-assisted separation techniques as previously described.
[0082] Wafer flatness characteristics may be defined by one or more of warp, bow, total thickness variations (TTV), local thickness variation (LTV), site front least-squares range (SFQR), and wafer deflection values. Warp may be defined as the sum of the maximum positive and negative deviations from a focal plane of an unclamped wafer. Alternatively, warp may be defined as the difference between the maximum and minimum distances of the median surface of an unclamped wafer from a reference plane. Bow may be defined as the distance as measured at the center of an unclamped wafer between the surface of the wafer and the focal plane. Alternatively, bow may be defined as the deviation of the center point of the median surface of an unclamped wafer from a median surface reference plane defined by three points equally spaced along a circle with a diameter a specified amount less than the nominal diameter of the wafer. In certain embodiments related to SiC, bow may be measured from the Si-face of SiC wafers. TTV may be defined as the difference in thickness between the thickest and thinnest parts of the wafer. LTV may be defined as the difference in thickness between the thickest and thinnest parts of a particular area of the wafer. SFQR may be defined as the range of maximum and minimum deviation from a front reference plane calculated by a least square method for a particular site of the wafer. In certain embodiments, TTV, LTV, and SFQR may be measured from clamped wafers or wafers held under a vacuum chuck. Deflection may be defined as a spread between values for maximum and minimum deviations from a horizontal plane as measured across a wafer surface.
[0083] Various techniques may be used to measure wafer flatness characteristics according to embodiments disclosed herein. In certain embodiments, wafer flatness characteristics as provided herein are measured by a commercially available Tropel UltraSort automated wafer flatness analysis system manufactured by Corning Tropel Corporation of Fairport, NY. For such an analysis system, the focal plane of an unclamped wafer utilized to obtain warp and bow measurements may be defined by the surface height at three specific points on the wafer. The three specific points may be defined at locations that are 120 degrees apart from one another along the surface of the wafer and positioned at 97% of a radius of the wafer, minus a certain edge trim or exclusion region, as described in the Tropel UltraSort Operator's Manual, revision number J, February, 2007.
[0084]
[0085] In certain embodiments, such measurement techniques may include interferometry. In certain embodiments, measurement techniques may include the use of an optical flat that is used to determine flatness, or lack thereof, of wafers. Warp, bow, and TTV may be referred to as global shape characteristics (i.e., a characteristic that affects an entire wafer, not just portions of the wafer surface) while LTV and SFQR may be referred to as local shape characteristics. Wafers with any of such global or local shape characteristics may be undesirable for several reasons. For example, during epitaxial growth processes, high warp, bow or TTV values can result in uneven contact between the wafer and a support susceptor which can cause thermal variations across the wafer, thereby resulting in non-uniform epitaxial layers and lower process yields for resulting devices formed thereon. Additionally, high values of warp, bow, or TTV may increase the risk of wafer cracking during certain device fabrication steps due to the stresses induced as the wafer is secured by vacuum chucks, wafer carriers, and the like. Wafers with varying LTV and SFQR values can cause localized variations in epitaxial growth, which can also lower process yields for devices formed thereon.
[0086] Wafer stress related to structural crystal defects formed during crystal growth or from wafer shape characteristics formed during wafer separation from boules or ingots can negatively impact wafer flatness, particularly for larger diameter SiC wafers (e.g., diameters greater than 150 mm). According to embodiments disclosed herein, SiC wafers with suitable wafer flatness values are disclosed that comprise a diameter of at least approximately 200 mm. With regard to relative dimensions, the term approximately is defined to mean a nominal dimension within a certain tolerance, such as plus or minus 5 mm from a diameter dimension. For example, as used herein, a wafer with a 200 mm diameter may encompass a diameter range including 195 mm to 205 mm, a wafer with a 300 mm diameter may encompass a diameter range including 295 mm to 305 mm, and a wafer with a 450 mm diameter may encompass a diameter range including 445 mm to 455 mm. In further embodiments, such tolerances may be smaller, such as plus or minus 1 mm, or plus or minus 0.25 mm. In certain embodiments, SiC wafers with suitable wafer flatness values are disclosed that comprise a diameter in a range from approximately 200 mm to 450 mm, or in a range from approximately 200 mm to 300 mm, and a thickness in a range from 100 m to 1000 m, or in a range from 100 m to 800 m, or in a range from 200 m to 600 m, or in a range from 100 m to 500 m, or in a range from 200 m to 500 m, or in a range from 300 m to 1000 m, or in a range from 500 m to 2000 m, or in a range of 500 m to 1500 m. As such, in certain embodiments a SiC wafer comprises a diameter to thickness ratio of at least 250; or at least 350; or at least 400; or at least 500; or at least 600; or at least 1250; or in a range from 250 to 1250. In certain examples, a 200 mm diameter SiC wafer comprises a thickness of 800 m (0.8 mm) for a diameter to thickness ratio of 250; or a thickness of 500 m (0.5 mm) for a diameter to thickness ratio of 400; or a thickness of 350 m (0.35 mm) for a diameter to thickness ratio of 571 (rounded). In other examples, a 300 mm diameter SiC wafer comprises a thickness of 800 m (0.8 mm) for a diameter to thickness ratio of 375; or a thickness of 500 m (0.5 mm) for a diameter to thickness ratio of 600; or a thickness of 350 m (0.35 mm) for a diameter to thickness ratio of 857 (rounded). In still other examples, a 450 mm diameter SiC wafer comprises a thickness of 800 m (0.8 mm) for a diameter to thickness ratio of 563 (rounded); or a thickness of 500 m (0.5 mm) for a diameter to thickness ratio of 900; or a thickness of 350 m (0.35 mm) for a diameter to thickness ratio of 1286 (rounded).
[0087] For SiC wafers with such diameter and thickness dimensions, mechanical rigidness may be difficult to maintain compared with smaller and thicker wafers. In this manner, deformation effects of stress and strain associated with forming large diameter SiC wafers are magnified. As described herein, SiC wafers and related methods are disclosed that provide large diameter SiC wafers with improved mechanical rigidness and wafer flatness characteristics. In certain embodiments disclosed herein, a SiC wafer with a diameter of at least approximately 200 mm and a thickness in a range from 300 m to 1000 m or in a range from 500 m to 2000 m comprises a bow in a range from 25 m to 25 m, or 10 m to 10 m, or 4 m to 4 m. According to further embodiments, a SiC wafer with a diameter of at least approximately 200 mm and a diameter to thickness ratio of at least 500, or at least 600, or at least 900 comprises a bow in a range from 25 m to 25 m, or 10 m to 10 m, or 4 m to 4 m. In certain embodiments as disclosed herein, a SiC wafer with such dimensions, including diameters of at least approximately 200 mm with the above-described thickness ranges and/or the diameter to thickness ratios, comprises a warp of less than 40 m, or less than 16 m, or less than 12 m. In certain embodiments as disclosed herein, a SiC wafer with such dimensions comprises a TTV of less than 7 m, or less than 2.6 m, or less than 2.2 m. In certain embodiments as disclosed herein, a SiC wafer with such dimensions comprises a LTV value or average for a site area of 1 cm.sup.2 of less than 4 m, or less than 1.3 m, or less than 1 m. In certain embodiments as disclosed herein, a SiC wafer with such dimensions comprises a SFQR maximum value for a site area of 1 cm.sup.2 of less than 1.5 m, or less than 0.6 m, or less than 0.43 m. The above-described bow, warp, TTV, LTV, and SFQR values are provided as measured by a Tropel UltraSort automated wafer flatness analysis system as described above. For the bow and warp measurements, the focal plane is defined by three points on an unclamped wafer where a first point is positioned at a top of the wafer that is 180 degrees from a primary flat and the other two points are provided in separate locations that are 120 degrees apart from the first point. Each of the three points are spaced from the wafer edge in a location that is 97% of a radius of the wafer, minus an edge trim or exclusion region distance of 2 mm. By way of example, the radius minus the edge trim value for a 200 mm wafer would be 98 mm. Accordingly, the three points would be positioned at a value that is 97% of 98 mm, or 95.06 mm.
[0088] In certain embodiments disclosed herein, wafer shape and flatness characteristics for larger diameter SiC wafers are improved by reducing crystallographic stress, such as hoop stress, among others, in grown SiC crystal boules or ingots.
[0089] According to embodiments disclosed herein, the hoop stress 162 in large diameter crystal growth may be reduced to form large diameter SiC wafers having wafer shapes and flatness characteristics suitable for semiconductor manufacturing. In certain embodiments, the hoop stress 162 as well as other crystal stress may be reduced by altering one or more crystal growth conditions along one or more peripheral portions and central portions of the SiC crystal boule 156. Altered crystal growth conditions may be provided by modifying start of growth conditions (e.g., initial growth of SiC on the seed 104 of
[0090] Growth conditions for SiC crystals may typically be carried out by a supply of Si- and C-containing gas species to the surface of a seed crystal and subsequent deposition of the Si and C constituents onto the seed surface. The ways to achieve this are many and the embodiments described herein are provided for altering certain aspects of SiC crystal growth to reduce growth-related crystal stress in large diameter SiC boules and resulting SiC wafers. The Si- and C-containing gas species may be provided by generating one or more of SiC, SiC.sub.2, Si.sub.2C and Si gases through heating up solid source materials that may include one or more of polycrystalline SiC, single crystalline SiC, polymers of Si and C, a mixture of Si and C powders with a 1:1 ratio of Si to C or within a 20% tolerance of the 1:1 ratio, a mixture of SiC, Si and C powders where the Si to C ratio is 1:1 or within a 20% tolerance of the 1:1 ratio, pucks or lumps of amorphous or crystalline SiC (e.g., polycrystalline or single crystalline), and porous meshes of SiC. In certain embodiments, gaseous sources may also be used for a supply of Si- and C-containing gas species, separately or in addition to the solid source materials described above. Such gas sources may include one or more species such as SiH.sub.4, Si.sub.2H.sub.6, SiCl.sub.2H.sub.2, SiCl.sub.3H SiCl.sub.4, CH.sub.4, C.sub.2H.sub.6 and Si(CH.sub.3).sub.4. In embodiments that include a combination of gaseous and solid sources, the ratio of Si:C in the solid source may be altered away from 1:1 as some of the Si or C supply is being provided by the gas.
[0091] In certain embodiments, these sources may predominantly include pure SiC, but impurities may often be added to achieve deliberate doping of the crystals, modification of the surface energies, deliberate generation of point defects and modification of the lattice size. These impurities can include almost any element in the period table, often Group III elements such as B to induce p-type doping, or N to induce n-type doping, larger atomic radii atoms including Ge and Sn, V, and some Lanthanides may be included to modify surface energies, and change the resultant crystal lattice parameter size, or introduce deep level electrical defects.
[0092] In certain embodiments, the source supply region may be kept at a higher temperature than the seed such that a temperature gradient is created from the source supply region towards the seed region of the crucible. This temperature gradient helps to provide the transport of the Si and C species to the seed. As the solid sources sublime and condense on the seed, the gaseous sources may also be driven by gas flow from the source region to the seed region. In certain embodiments, the gas sources may either be driven through a high temperature region to enable cracking of the gas into constituent parts for interaction with the seed surface, or the gas species can interact directly with the seed surface. In certain embodiments, one or more high frequency electric fields are used to aid the gas cracking process.
[0093] Both the source region and the seed region are generally contained in a crucible, and the source region may be positioned above, below, or adjacent to the seed region. In certain embodiments, the crucible may be made of a material that is relatively stable to Si- and C-containing gases. In certain embodiments, the crucible may include one or more of graphite, TaC and NbC coated graphite, and solid TaC and NbC, among others. In certain embodiments, crucibles may either be sealed to prevent gas escape, or partially open to allow some gas flow out of the crucible. In certain embodiments, crucibles may be electrically conductive to allow induction heating, while in other embodiments radiative heating may be used, and in still other embodiments, combinations of induction and radiative heating may be used. In certain embodiments, the temperature profiles in these crucibles may be controlled such that both the heat input to the system is considered and the use of insulation baffles used to control heat flow.
[0094] As the source region may generally be provided at a higher temperature than the seed region, a thermal gradient may be induced at the seed region. As such, the seed and subsequently growing SiC crystal may not be isothermal, but instead may contain thermal gradients. To prevent the generation of high stresses during the growth of the SiC crystal, crystal growth conditions may be controlled to reduce areas of the crystal that exceed the critical resolves shear stress of SiC during the growth process, or during the post growth cooldown to room temperature. By way of example, a crystalline material of SiC may be grown at a growth temperature while maintaining stress for one or more portions of the crystalline material below a critical resolved shear stress for SiC at the growth temperature. In certain embodiments, stress may be maintained below the critical resolved shear stress for at least twenty percent of the crystalline material from which a large diameter SiC wafer (e.g., diameter of approximately 200 mm) is formed. In further embodiments, stress may be maintained below the critical resolved shear stress for at least forty percent, or at least sixty percent, or at least eighty percent, or even one hundred percent of the crystalline material from which a SiC wafer is formed. In this regard, stress may be managed during growth to provide a large diameter SiC wafer having suitable wafer flatness characteristics, including one or more of bow, warp, TTV, LTV, and SFQR values as previously described. Mechanisms to provide low thermal stress in the growing and cooling of SiC crystal are many and a sufficiently low stress may be achieved by one or more combinations of the techniques outlined.
[0095] In certain embodiments, the use of insulation or insulating baffles above and below the crystal may be configured to reduce axial thermal gradients. In certain embodiments, insulating material or baffles may be provided around the sides of the seed zone to reduce axial gradients. In certain embodiments, selective heating of various regions of the crucible with one or more of direct inductive heating, illumination from a hotter region of the crucible or system, or heat conduction through a highly conductive material from a hotter region of the growth system may be configured to reduce axial gradients. In certain embodiments, heat profiles may also be altered by removing some heat by way of providing one or more highly conductive paths to draw heat to one or more cooler regions of the growth system. In certain embodiments, the crucible including the seed and source material may be arranged within insulation material and a top rod of thermally conducting material may be arranged to provide a path for heat to dissipate such that the seed region may be kept at a lower temperature than the source region. In certain embodiments, solid baffles or tubes situated below the seed region may be provided to allow directional control of the gas flux which may also act as a transfer mechanism for heat energy.
[0096] In certain embodiments, heating elements used to heat the crucible and/or the crucible lid may be adjusted to alter radial thermal gradients between the central axis 158 and the side surface 156 during one or more of the start of growth, throughout growth, and during cooldown for the SiC crystal boule 156. For hoop stress 162 improvements, particular radial thermal gradients may be unique between crystal growth growing apparatuses. Depending on the crystal growth process conditions for a particular growing apparatus as well as stress profiles of resulting crystals, altering the radial thermal gradients may comprise increasing or decreasing thermal gradients between the central axis 158 and the side surface 156. As such, radial growth profiles may be tailored to a particular growth process and apparatus in order to provide reduced or more uniform formation of extra atomic planes and corresponding BPDs for hoop stress 162 relief. In certain embodiments, thermal gradients may be altered by providing a graded thermal contact between the seed (104 of
[0097] Depending on relative configurations of the crystal growth equipment selected, individual ones and various combinations of the above-described altered crystal growth conditions may be provided to reduce stresses and/or provide large diameter SiC wafers with improved wafer shapes having suitable flatness characteristics for semiconductor manufacturing. In this regard, altered crystal growth conditions may comprise peripheral crystal growth conditions that are configured differently than central crystal growth conditions to promote reduction of crystallographic stress across large diameter boules. Such altered crystal growth conditions may be applicable to both doped crystalline SiC (e.g., N-doped conductive SiC) and unintentionally doped or undoped crystalline SiC (e.g., semi-insulating SiC or high resistivity SiC).
[0098] For doped crystalline SiC, the presence of n-type dopants, such as nitrogen, can introduce additional crystal defects that may further contribute to crystal stress and reduced wafer flatness, particularly in large diameter SiC wafers. For high conductivity SiC wafers, nitrogen doping concentrations within SiC wafers are typically in a range from 110.sup.18 cm.sup.3 to 410.sup.21 cm.sup.3 with a variable radial doping profile due to faceted growth characteristics of SiC crystals.
[0099]
[0100]
[0101]
[0102]
[0103]
[0104] As is evidenced by the variable shapes of the higher doping regions 168 of
[0105] In certain embodiments, wafer shapes for large diameter SiC wafers may be improved after individual SiC wafers have been separated from corresponding SiC crystal boules. In this regard, a free-standing large diameter SiC wafer (e.g., at least approximately 200 mm) may have undesirable flatness values of one or more of warp, bow, TTV, LTV, and SFQR due to stress-related deformations associated with the crystal growth conditions and/or the subsequent wafer separation process. As such, various approaches are disclosed for relieving crystal stress and improving wafer shapes of free-standing SiC wafers, including annealing SiC wafers under mechanical load or stress, selectively implanting surfaces of SiC wafers, and selectively depositing films on surfaces of SiC wafers.
[0106]
[0107]
[0108]
[0109]
[0110]
[0111] Edge-supported deviation values Z.sub.1 across the SiC wafer 192 as measured from top surfaces of the SiC wafer 192 to top surfaces of the un-deformed SiC wafer 192 may be measured by various techniques, including interferometry with an optical flat, a drop gauge, and the like. The top surfaces of the un-deformed SiC wafer 192 may be provided by a three-point focal plane as previously described. After edge-supported deviation values Z.sub.1 are determined across the SiC wafer 192, edge-supported deflection values may be defined as the spread between maximum and minimum edge-supported deviation values Z.sub.1.
[0112]
[0113]
[0114]
[0115] Additional SiC wafers with diameters of at least approximately 200 mm and thicknesses in a range from 475 m to 525 m were provided and characterized as described in
[0116] In an alternative configuration as illustrated in
[0117] Additionally, any of the above-described embodiments may be applicable to provide SiC wafers with intentional or imposed wafer shapes that are configured to reduce manufacturing problems associated with deformation, bowing, or sagging of such wafers due to gravitational forces or crystal stress. In this manner, effects associated with deformation, bowing, or sagging for SiC wafers, and in particular for large area SiC wafers, may be reduced when such SiC wafers are arranged with edge-supported configurations during subsequent manufacturing processes. As used herein, positive bow for a wafer generally refers to a shape that curves, bows, or warps outward from a device face of the wafer, e.g., a convex shape from the device face. As also used herein, a relaxed positive bow refers to a positive bow of a wafer that is established while any bending of the wafer due to gravitational forces is ignored. A SiC wafer generally forms a silicon face that opposes a carbon face, with a wafer thickness formed therebetween. In many semiconductor applications, devices are typically formed on the silicon face of the SiC wafer. Wafer bowing, warping, and the like occurs when one or more of the silicon face and the carbon face form surface deviation from a reference plane. As such, positive bow or relaxed positive bow for a SiC wafer generally refers to a shape that curves, bows, or warps outward from the silicon face of the SiC wafer, e.g. a convex shape from the silicon face. In certain embodiments, a shape of the carbon face may correspond to a positive bow or relaxed positive bow of the silicon face of the SiC wafer. In other embodiments, only the silicon face may form a positive bow or a relaxed positive bow. In certain embodiments, a SiC wafer comprises a relaxed positive bow in a range from greater than 0 m to 50 m, or from 0 m to 40 m, or from 0 m to 15 m, or from 30 m to 50 m, or from 8 m to 16 m. Exemplary (but not limiting) techniques and structures for providing and characterizing SiC wafers with relaxed positive bow is set forth in the commonly assigned U.S. patent application Ser. No. 16/415,721, which is hereby incorporated by reference herein.
[0118] In certain embodiments, wafer shape characteristics for large diameter SiC wafers may be improved by variably adjusting conditions for separating such SiC wafers from corresponding SiC crystal boules. As previously described, various structural defect profiles, doping profiles, and crystallographic stress profiles within crystalline materials can lead to undesirable shape characteristics for wafers that are separated from such crystalline materials. In this regard, wafer separation conditions may be variable adjusted as each subsequent wafer is being separated from a crystalline material to compensate for various structural defects and crystallographic stresses. In certain embodiments, an initial wafer may be separated from a crystalline material and characterized to determine one or more wafer shape characteristics, crystallographic defect profiles, doping profiles, and crystallographic stress profiles that may subsequently be used to variable adjust separation conditions for subsequent wafers formed from the same crystalline material. In certain embodiments, one or more crystallographic defect profiles, doping profiles, crystallographic stress profiles, and crystalline material shapes may be characterized for a crystalline material that may be used to predict wafer shape characteristics of freestanding wafers that are separated from the crystalline material and variable adjust separation conditions for actual wafers formed from the crystalline material. In certain embodiments, wafer separation conditions may be variable adjusted based on a shape of a top surface of the crystalline material. Accordingly, a feedback loop may be provided that adjusts or compensates separation conditions for SiC wafers from a SiC crystalline material based on one or more previously determined characteristics of the SiC crystalline material and/or an initial SiC wafer that has been separated from the SiC crystalline material. In this regard, a free-standing large diameter SiC wafer (e.g., at least approximately 200 mm) may have desirable flatness values of one or more of warp, bow, TTV, LTV, and SFQR based on a variable wafer separation process.
[0119]
[0120]
[0121]
[0122] It is contemplated that any of the foregoing aspects, and/or various separate aspects and features as described herein, may be combined for additional advantage. Any of the various embodiments as disclosed herein may be combined with one or more other disclosed embodiments unless indicated to the contrary herein.
[0123] Those skilled in the art will recognize improvements and modifications to the preferred embodiments of the present disclosure. All such improvements and modifications are considered within the scope of the concepts disclosed herein and the claims that follow.