III-nitride P-channel transistor

Abstract

A field effect transistor includes a III-Nitride channel layer, a III-Nitride doped cap layer on the channel layer, a source electrode in contact with the III-Nitride cap layer, a drain electrode in contact with the III-Nitride cap layer, a gate electrode located between the source and the drain electrodes, and a gate dielectric layer between the gate electrode and the III-Nitride undoped channel layer, wherein the cap layer is doped to provide mobile holes, and wherein the gate dielectric layer comprises a layer of AlN in contact with the channel layer.

Claims

1. A field effect transistor (FET) comprising: a group III-Nitride channel layer; a group III-Nitride doped cap layer on the channel layer, wherein the cap layer consists of a single layer comprising doping to provide mobile holes; a source electrode in direct contact with the group III-Nitride cap layer; a drain electrode in direct contact with the group III-Nitride cap layer; a gate electrode located between the source and the drain electrodes; and a gate dielectric layer between the gate electrode and the group III-Nitride channel layer; wherein the FET is a normally off FET.

2. The FET of claim 1 wherein the gate dielectric layer comprises: the AlN layer in contact with the channel layer; and a SiN layer on the AlN layer.

3. The FET of claim 1 further comprising: a substrate; a buffer layer on the substrate, the buffer layer between the channel layer and the substrate.

4. The FET of claim 3 wherein: the substrate comprises GaN, AlN, Sapphire, SiC or Si; the buffer layer comprises AlN, GaN, InN or any alloy of AlN, GaN and InN; and the channel layer comprises AlN, GaN, InN or any alloy of AlN, GaN and InN.

5. The FET of claim 1 wherein: the gate dielectric layer is on a bottom and sides of a trench extending through the cap layer.

6. The FET of claim 1: wherein the gate dielectric layer extends between the gate electrode and the source electrode and between the gate electrode and the drain electrode; and wherein the gate dielectric layer is over the cap layer.

7. The FET of claim 6 further comprising a passivation layer between the gate dielectric layer and the cap layer.

8. The FET of claim 7 wherein the passivation layer comprises SiO.sub.2.

9. The FET of claim 1 wherein the cap layer is doped with Mg to provide mobile holes.

10. The FET of claim 1 wherein the cap layer comprises a GaN layer doped to provide mobile holes.

11. The FET of claim 1 wherein the channel layer is undoped or is doped with a doping less than the doping of the group III-Nitride doped cap layer.

12. The FET of claim 1 wherein the channel layer comprises: a first undoped GaN layer on the buffer layer; an undoped AlGaN layer on the first undoped GaN layer; and a second undoped GaN layer on the undoped AlGaN layer; wherein the AlGaN layer facilitates the accumulation of holes at an interface between the second GaN layer and the AlGaN layer due to polarization effects; and wherein the first undoped GaN layer separates the second GaN layer from the buffer layer.

13. The FET of claim 12 wherein: the first updoped GaN layer is 500 nm thick; the AlGaN layer is 35 nm thick and has a 25% Al composition; the second updoped GaN layer is 20 nm thick; and the cap layer is 50 nm thick GaN.

14. The FET of claim 1 wherein the gate dielectric layer comprises a layer of AlN in contact with the channel layer.

15. A method of fabricating field effect transistor (FET) comprising: providing a substrate; forming a buffer layer on the substrate; forming a group III-Nitride channel layer on the buffer layer; forming a group III-Nitride doped cap layer on the channel layer, wherein the cap layer consists of a single layer comprising doping to provide mobile holes; forming a trench in a gate area, the trench extending to a surface of the channel layer or within the channel layer; forming a gate dielectric layer on a bottom and sides of the trench and over the cap layer; etching through the gate dielectric layer to form a first hole in the gate dielectric layer for a source electrode and a second hole in the gate dielectric layer for a drain electrode; forming the source electrode in the first hole, wherein the source electrode is in direct contact with the cap layer; forming the drain electrode in the second hole, wherein the drain electrode is in direct contact with the cap layer; and forming a gate electrode, the gate electrode filling the trench over the gate dielectric layer; wherein the field effect transistor is a normally off p-channel field effect transistor.

16. The method of claim 15 wherein forming the gate dielectric layer comprises: forming the AlN layer in contact with the channel layer at the bottom of the trench; and forming a SiN layer on the AlN layer.

17. The method of claim 15 further comprising: forming a passivation layer over the cap layer; wherein the passivation layer is between the cap layer and the gate dielectric layer.

18. The method of claim 17 wherein forming the passivation layer comprises depositing SiO.sub.2 using plasma enhanced chemical vapor deposition (PECVD).

19. The method of claim 15 wherein forming the cap layer comprises doping the cap layer with Mg to provide mobile holes.

20. The method of claim 15 wherein forming the cap layer comprises forming a GaN layer doped to provide mobile holes.

21. The method of claim 15 wherein the gate dielectric layer comprises a layer of AlN in contact with the channel layer.

22. A field effect transistor (FET) comprising: a substrate; a buffer layer on the substrate; a first undoped GaN layer on the buffer layer; an undoped AlGaN layer on the first undoped GaN layer; a second undoped GaN layer on the undoped AlGaN layer; a group III-Nitride doped cap layer on the second undoped GaN layer, wherein the cap layer consists of a single layer comprising doping to provide mobile holes; a source electrode in direct contact with the cap layer; a drain electrode in direct contact with the cap layer; a gate electrode located between the source and the drain electrodes; and a gate dielectric layer between the gate electrode and the second GaN layer; wherein the AlGaN layer facilitates the accumulation of holes at an interface between the second GaN layer and the AlGaN layer due to polarization effects; wherein the first undoped GaN layer separates the second GaN layer from the buffer layer; and wherein the FET is a normally off p-channel FET.

23. The FET of claim 22 wherein the gate dielectric layer comprises a layer of AlN in contact with the channel layer.

24. The FET of claim 22 further comprising a passivation layer between the gate dielectric layer and the cap layer.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) FIG. 1 shows an elevation sectional view of a p-channel FET in accordance with the present disclosure;

(2) FIG. 2 shows an elevation sectional view of another p-channel FET in accordance with the present disclosure;

(3) FIG. 3 shows an elevation sectional view of yet another p-channel FET in accordance with the present disclosure;

(4) FIG. 4 shows a graph of measured output current voltage (IV) characteristics for a p-channel FET fabricated in accordance with the present disclosure; and

(5) FIG. 5 shows a graph of measured input current voltage (IV) characteristics for a p-channel FET fabricated in accordance with the present disclosure.

DETAILED DESCRIPTION

(6) In the following description, numerous specific details are set forth to clearly describe various specific embodiments disclosed herein. One skilled in the art, however, will understand that the presently claimed invention may be practiced without all of the specific details discussed below. In other instances, well known features have not been described so as not to obscure the invention.

(7) FIG. 1 shows an elevation sectional view of a p-channel FET in accordance with the present disclosure. The substrate 10 may be GaN, or may be any other suitable substrate material such as AlN, Sapphire, SiC, and Si. A III-Nitride buffer layer 12 may be grown on the substrate 10 by metal organic chemical vapor deposition (MOCVD) or by molecular beam epitaxy (MBE). The buffer layer 12 may be a stack of III-Nitride layers and may be AlN, GaN, InN, or their alloys. A III-Nitride channel layer 14 is grown on top of the buffer layer 12 and may be AlN, GaN, InN or their alloys. A doped III-Nitride cap layer 16 is grown on top of the channel layer 14, and is doped to provide mobile holes. The III-Nitride cap layer 16 may be doped with Magnesium (Mg). In one embodiment the cap layer 16 may be a 50 nanometers (nm) thick GaN film doped with Mg. The channel layer 14 may be undoped or have a doping that is less than the doping in the cap layer 16.

(8) A gate trench is etched through the cap layer 16, and extends to the surface of the channel layer 14 or within the channel layer 14. A gate dielectric 18 covers the bottom 20 of the trench and the sidewalls 22 of the trench, and may extend over the III-Nitride cap layer 16 and cover the cap layer 16 between the gate 28 and the source 30 and the drain 32. The gate dielectric 18 may be a stack consisting of a layer 24 of AlN and a layer 26 of SiN, with the AlN layer 24 in direct contact with the III-N channel layer 14 at the bottom 20 and on the sidewalls 22 of the trench. The SiN layer 26 is over the AlN layer 24.

(9) A gate electrode 28 is formed by filling the trench with metal on top of the gate dielectric 18. Holes are formed through the gate dielectric 18 for a source electrode 30 and a drain electrode 32 on opposite sides of the gate electrode 28. The source electrode 30 and the drain electrode 32 may be in contact with the III-Nitride cap layer 16, or be in contact with the III-Nitride cap layer 16 and the channel layer 14. The source and drain electrodes 30 and 32 are typically made of a Ni/Au stack and subjected to annealing at 400 C to 600 C for at least 1 minute.

(10) Plasma dry etching may be used to remove the gate dielectric 18 to form the holes for the source and drain electrodes 30 and 32.

(11) FIG. 2 shows an elevation sectional view of another p-channel FET in accordance with the present disclosure. In the process described in reference to FIG. 1, the plasma dry etch may damage the III-Nitride cap layer 16, which would result in a degradation of the source 30 and drain 32 contact resistance. This is avoided in the device structure shown in FIG. 2.

(12) FIG. 2 is the same as FIG. 1 except that a passivation layer 34 is grown on the III-Nitride cap layer 16, and the gate dielectric layer 18 is grown on the passivation layer 34. As described with reference to FIG. 1, the gate dielectric 18 may be a stack consisting of a layer 24 of AlN and a layer 26 of SiN, with the AlN layer 24 in direct contact with the III-N channel layer 14 at the bottom 20 and on the sidewalls 22 of the trench, and the SiN layer 26 over the AlN layer 24.

(13) The passivation layer 34 may be a SiO.sub.2 layer deposited by plasma enhanced chemical vapor deposition (PECVD). When etching the holes for the source 30 and drain 32 electrodes, the plasma etch of the gate dielectric layer 18 stops on or within the passivation layer 34, which prevents damage to the underneath III-Nitride cap layer 16. After the gate dielectric etching, the passivation layer 34 may be removed by wet etching so that the source and drain electrodes make contact with the III-Nitride cap layer 16. A HF-based chemistry may be used for the wet etch for a SiO.sub.2 passivation layer 34. A wet etch does not cause any damage to the III-Nitride cap layer 16.

(14) As shown in FIG. 3, the channel layer 14 may include a 20 nm thick undoped GaN film or layer 40, a 35 nm thick undoped AlGaN layer 42 with 25% Al composition located under the undoped GaN layer 40, and a 500-nm-thick undoped GaN layer 44 located below the AlGaN layer 42. The AlGaN layer 42 facilitates the accumulation of holes at the interface 50 between the GaN layer 40 and the AlGaN layer 42, due to polarization effects. The thick undoped GaN layer 44 separates the GaN layer 40 far away from the buffer layer 12, which generally has defects. As described above, the buffer layer 12 may be made of a stack of AlN, GaN, InN, or their alloys, such as AlGaN, and is located under the undoped GaN layer 44.

(15) In the embodiment of FIG. 3, a cap layer 16 may be optionally grown on the GaN layer 40. If the cap layer 16 is not formed on the GaN layer 40, then the passivation layer 34 is formed on the GaN layer 40. Then the gate dielectric 18 is formed in the trench and on the passivation layer 34. The next steps of etching to provide holes in the gate dielectric 18 and the passivation layer 34, and forming the source 30, drain 32 and gate 28 electrodes are as described above. If the cap layer 16 is formed on the GaN layer 40, then the source 30 and drain 32 electrodes are formed in contact with the cap layer 16. If the cap layer 16 is not formed on the GaN layer 40, then the source 30 and drain 32 electrodes are formed in contact with the GaN layer 40.

(16) FIG. 4 shows the measured output current voltage (IV) characteristics of a p-channel FET fabricated in accordance with FIG. 3. FIG. 5 shows the measured input current voltage (IV) characteristics of the p-channel FET fabricated in accordance with FIG. 3.

(17) The measurement data in the graphs of FIGS. 4 and 5 show that the p-channel FET device has desirable features. The p-channel FET device has a normally-off operation with a threshold voltage of −2V, a high on/off drain current ratio of >10.sup.6, and a very low leakage current of less than 10 nA/mm.

(18) Having now described the invention in accordance with the requirements of the patent statutes, those skilled in this art will understand how to make changes and modifications to the present invention to meet their specific requirements or conditions. Such changes and modifications may be made without departing from the scope and spirit of the invention as disclosed herein.

(19) The foregoing Detailed Description of exemplary and preferred embodiments is presented for purposes of illustration and disclosure in accordance with the requirements of the law. It is not intended to be exhaustive nor to limit the invention to the precise form(s) described, but only to enable others skilled in the art to understand how the invention may be suited for a particular use or implementation. The possibility of modifications and variations will be apparent to practitioners skilled in the art. No limitation is intended by the description of exemplary embodiments which may have included tolerances, feature dimensions, specific operating conditions, engineering specifications, or the like, and which may vary between implementations or with changes to the state of the art, and no limitation should be implied therefrom. Applicant has made this disclosure with respect to the current state of the art, but also contemplates advancements and that adaptations in the future may take into consideration of those advancements, namely in accordance with the then current state of the art. It is intended that the scope of the invention be defined by the Claims as written and equivalents as applicable. Reference to a claim element in the singular is not intended to mean “one and only one” unless explicitly so stated. Moreover, no element, component, nor method or process step in this disclosure is intended to be dedicated to the public regardless of whether the element, component, or step is explicitly recited in the Claims. No claim element herein is to be construed under the provisions of 35 U.S.C. Sec. 112, sixth paragraph, unless the element is expressly recited using the phrase “means for . . . ” and no method or process step herein is to be construed under those provisions unless the step, or steps, are expressly recited using the phrase “comprising the step(s) of . . . .X”

(20) Concepts

(21) At least the following concepts have been disclosed.

(22) Concept 1. A field effect transistor (FET) comprising:

(23) a III-Nitride channel layer;

(24) a III-Nitride doped cap layer on the channel layer;

(25) a source electrode in contact with the III-Nitride cap layer;

(26) a drain electrode in contact with the III-Nitride cap layer;

(27) a gate electrode located between the source and the drain electrodes; and

(28) a gate dielectric layer between the gate electrode and the III-Nitride channel layer;

(29) wherein the cap layer is doped to provide mobile holes; and

(30) wherein the gate dielectric layer comprises a layer of AlN in contact with the channel layer.

(31) Concept 2. The FET of concept 1 wherein the gate dielectric layer comprises:

(32) the AlN layer in contact with the channel layer; and

(33) a SiN layer on the AlN layer.

(34) Concept 3. The FET of concept 1 further comprising:

(35) a substrate;

(36) a buffer layer on the substrate, the buffer layer between the channel layer and the substrate.

(37) Concept 4. The FET of concept 1 wherein:

(38) the gate dielectric layer is on a bottom and sides of a trench extending through the cap layer.

(39) Concept 5. The FET of concept 1:

(40) wherein the gate dielectric layer extends between the gate electrode and the source electrode and between the gate electrode and the drain electrode; and

(41) wherein the gate dielectric layer is over the cap layer.

(42) Concept 6. The FET of concept 5 further comprising a passivation layer between the gate dielectric layer and the cap layer.

(43) Concept 7. The FET of concept 6 wherein the passivation layer comprises SiO.sub.2.

(44) Concept 8. The FET of concept 1 wherein the cap layer is doped with Mg to provide mobile holes.

(45) Concept 9. The FET of concept 1 wherein the cap layer comprises a GaN layer doped to provide mobile holes.

(46) Concept 10. The FET of concept 1 wherein the channel layer is undoped or is doped with a doping less than the doping of the III-Nitride doped cap layer.

(47) Concept 11. The FET of concept 3 wherein:

(48) the substrate comprises GaN, AlN, Sapphire, SiC or Si;

(49) the buffer layer comprises AlN, GaN, InN or any alloy of AlN, GaN and InN; and

(50) the channel layer comprises AlN, GaN, InN or any alloy of AlN, GaN and InN.

(51) Concept 12. The FET of concept 1 wherein the channel layer comprises:

(52) a first undoped GaN layer on the buffer layer;

(53) an undoped AlGaN layer on the first undoped GaN layer; and

(54) a second undoped GaN layer on the undoped AlGaN layer;

(55) wherein the AlGaN layer facilitates the accumulation of holes at an interface between the second GaN layer and the AlGaN layer due to polarization effects; and

(56) wherein the first undoped GaN layer separates the second GaN layer from the buffer layer.

(57) Concept 13. The FET of concept 12 wherein:

(58) the first updoped GaN layer is 500 nm thick;

(59) the AlGaN layer is 35 nm thick and has a 25% Al composition;

(60) the second updoped GaN layer is 20 nm thick; and

(61) the cap layer is 50 nm thick GaN.

(62) Concept 14. A method of fabricating a normally off p-channel field effect transistor (FET) comprising:

(63) providing a substrate;

(64) forming a buffer layer on the substrate;

(65) forming a III-Nitride channel layer on the buffer layer;

(66) forming a trench in a gate area, the trench extending to a surface of the channel layer or within the channel layer;

(67) forming a gate dielectric layer on a bottom and sides of the trench and over the channel layer;

(68) etching holes through the gate dielectric layer for a source electrode and a drain electrode;

(69) forming a source electrode and a drain electrode in the holes, wherein the source and drain electrodes contact the channel layer; and

(70) forming a gate electrode, the gate electrode filling the trench over the gate dielectric layer;

(71) wherein the gate dielectric layer comprises a layer of AlN in contact with the channel layer.

(72) Concept 15. The method of concept 14 wherein forming the gate dielectric layer comprises:

(73) forming the AlN layer in contact with the channel layer at the bottom of the trench; and

(74) forming a SiN layer on the AlN layer.

(75) Concept 16. The method of concept 14 further comprising:

(76) forming a III-Nitride doped cap layer on the channel layer; and

(77) forming a passivation layer over the cap layer;

(78) wherein the cap layer is doped to provide mobile holes; and

(79) wherein the passivation layer is between the cap layer and the gate dielectric layer.

(80) Concept 17. The method of concept 16 wherein forming the passivation layer comprises depositing SiO.sub.2 using plasma enhanced chemical vapor deposition (PECVD).

(81) Concept 18. The method of concept 14 wherein forming the cap layer comprises doping the cap layer with Mg to provide mobile holes.

(82) Concept 19. The method of concept 14 wherein forming the cap layer comprises forming a GaN layer doped to provide mobile holes.

(83) Concept 20. The method of concept 16 wherein etching holes through the gate dielectric layer for a source electrode and a drain electrode comprises:

(84) using plasma dry etching to remove the gate dielectric layer, wherein the plasma dry etch stops at the passivation layer; and

(85) using wet etch to remove the passivation layer to expose the contact layer for contact with the source and drain electrodes.

(86) Concept 21. The method of concept 14 wherein:

(87) the substrate comprises GaN, AlN, Sapphire, SiC or Si;

(88) the buffer layer comprises AlN, GaN, InN or any alloy of AlN, GaN and InN; and

(89) the channel layer comprises AlN, GaN, InN or any alloy of AlN, GaN and InN.

(90) Concept 22. The method of concept 14 wherein forming the channel layer comprises:

(91) forming a first undoped GaN layer on the buffer layer;

(92) forming an undoped AlGaN layer on the first undoped GaN layer; and

(93) forming a second undoped GaN layer on the undoped AlGaN layer;

(94) wherein the AlGaN layer facilitates the accumulation of holes at an interface between the second GaN layer and the AlGaN layer due to polarization effects; and

(95) wherein the first undoped GaN layer separates the second GaN layer from the buffer layer.

(96) Concept 23. The method of concept 22 wherein:

(97) the first updoped GaN layer is 500 nm thick;

(98) the AlGaN layer is 35 nm thick and has a 25% Al composition;

(99) the second updoped GaN layer is 20 nm thick; and

(100) the cap layer is 50 nm thick GaN.

(101) Concept 24. The method of concept 14 wherein the channel layer is undoped or is doped with a doping less than the doping of the III-Nitride doped cap layer.

(102) Concept 25. A field effect transistor (FET) comprising:

(103) a substrate;

(104) a buffer layer on the substrate;

(105) a first undoped GaN layer on the buffer layer;

(106) an undoped AlGaN layer on the first undoped GaN layer;

(107) a second undoped GaN layer on the undoped AlGaN layer;

(108) a source electrode in contact with the second GaN layer;

(109) a drain electrode in contact with the second GaN layer;

(110) a gate electrode located between the source and the drain electrodes; and

(111) a gate dielectric layer between the gate electrode and the second GaN layer;

(112) wherein the AlGaN layer facilitates the accumulation of holes at an interface between the second GaN layer and the AlGaN layer due to polarization effects; and

(113) wherein the first undoped GaN layer separates the second GaN layer from the buffer layer.

(114) Concept 26. The FET of concept 25 further comprising a passivation layer between the gate dielectric layer and the second GaN layer.

(115) Concept 27. The FET of concept 26 wherein the passivation layer comprises SiO.sub.2.

(116) Concept 28. The FET of concept 26 wherein:

(117) the gate dielectric layer is on a bottom and sides of a trench extending through the passivation layer.

(118) Concept 29. The FET of concept 25 wherein the gate dielectric layer comprises:

(119) the AlN layer in contact with the channel layer; and

(120) a SiN layer on the AlN layer.

(121) Concept 30. The FET of concept 25 further comprising:

(122) a cap layer between the second GaN layer and the gate dielectric;

(123) wherein the cap layer is doped to provide mobile holes.

(124) Concept 31. The FET of concept 25 wherein:

(125) the undoped AlGaN layer has a 25% Al composition.

(126) Concept 32. The FET of concept 30 wherein:

(127) the substrate comprises GaN, AlN, Sapphire, SiC or Si;

(128) the buffer layer comprises AlN, GaN, InN or any alloy of AlN, GaN and InN; and

(129) the cap layer comprises GaN doped with Mg.