Printed circuit board having a layer structure

Abstract

The invention relates to a printed circuit board having a layer structure, which accommodates a plurality of electric circuits. The electric circuits are separated from each other by an insulating barrier layer having a minimum thickness (Di) and a minimum distance (D0) between conductive components of the electric circuits.

Claims

1. A printed circuit board having a layer structure with a galvanic isolation between individual electric circuits, comprising: a first coupling element associated with a first electric circuit; a first insulating spacer layer for spatially separating components of the first electric circuit; a second coupling element associated with a second electric circuit; a second insulating spacer layer for spatially separating components of the second electric circuit; and a first insulating barrier layer having a minimum thickness (Di) for achieving a high dielectric strength between the electric circuits; wherein adjacent to a third insulating spacer layer a second insulating barrier layer is provided which has, on a free side thereof, the second insulating spacer layer and components such as electrical/electronic components and conductive traces of a third electric circuit; wherein, in an overlapping and transfer region, the first and second coupling elements overlap each other with the first insulating barrier layer sandwiched therebetween to form a transformer; wherein with respect to the first coupling element or an associated ferrite plate, each transformer is surrounded by a first planar isolation region which extends along the surface of the printed circuit board to conductive components of the second circuit with a clearance and creepage distance of D0+X or D0+Y or D0+Z, and wherein with respect to the second coupling element or an associated ferrite plate, each transformer is surrounded by a second planar isolation region which extends along the surface of the printed circuit board to conductive components of the first circuit with a clearance and creepage distance of D0+X or D0+Y or D0+Z, wherein D0 is a minimum distance and X, Y, Z are additional lengths; and wherein electrical vias, if provided for power and signal supply of the first or second electric circuit and if embedded in the insulating barrier layer keep the minimum distance (D0) to conductive components of the respective adjacent electric circuit.

2. The printed circuit board as claimed in claim 1, wherein the first insulating barrier layer has conductive traces provided on both sides thereof and adjacent to the first and second insulating spacer layers.

3. The printed circuit board as claimed in claim 1, wherein the dielectric strength of the first insulating barrier layer is designed for at least 1000 volts.

4. The printed circuit board as claimed in claim 1, wherein the dielectric strength of the first insulating barrier layer is designed for at least 10,000 volts.

5. The printed circuit board as claimed in claim 1, wherein the first insulating barrier layer has a minimum thickness (Di) of 0.2 mm.

6. The printed circuit board as claimed in claim 1, wherein the first insulating barrier layer has a minimum thickness (Di) of 0.5 mm.

7. The printed circuit board as claimed in claim 1, wherein the first insulating barrier layer has a minimum thickness (Di) of 1 mm.

8. The printed circuit board as claimed in claim 1, wherein the first and/or the second electric circuit has two sections coupled with each other via a transformer.

9. The printed circuit board as claimed in claim 1, wherein the third electric circuit is separated from conductive components of the first and second electric circuits by planar isolation regions (D0+X, D0+Y, D0+Z) which are equal to or greater than the minimum distance (D0).

10. The printed circuit board as claimed in claim 1, wherein the second insulating spacer layer supports parts of the second electric circuit and of the third electric circuit.

11. The printed circuit board as claimed in claim 1, wherein a plurality of electric circuits are distributed on the upper and lower surfaces of the printed circuit board, and wherein each electric circuit keeps the minimum distance (D0) due to the planar isolation region and in case of overlapping provides the minimum dielectric strength due to the insulating barrier layer.

12. The printed circuit board as claimed in claim 2, wherein the dielectric strength of the first insulating barrier layer is designed for at least 1000 volts.

13. The printed circuit board as claimed in claim 2, wherein the dielectric strength of the first insulating barrier layer is designed for at least 10,000 volts.

14. The printed circuit board as claimed in claim 9, wherein the second insulating spacer layer supports parts of the second electric circuit and of the third electric circuit.

15. The printed circuit board as claimed in claim 2, wherein adjacent to a third insulating spacer layer a second insulating barrier layer is provided which has, on the free side thereof, the second insulating spacer layer and components such as electrical/electronic components and conductive traces of a third electric circuit.

16. The printed circuit board as claimed in claim 2, wherein a plurality of electric circuits are distributed on the upper and lower surfaces of the printed circuit board, and wherein each electric circuit keeps the minimum distance (D0) due to the planar isolation region and in case of overlapping provides the minimum dielectric strength due to the insulating barrier layer.

17. The printed circuit board as claimed in claim 3, wherein a plurality of electric circuits are distributed on the upper and lower surfaces of the printed circuit board, and wherein each electric circuit keeps the minimum distance (D0) due to the planar isolation region and in case of overlapping provides the minimum dielectric strength due to the insulating barrier layer.

18. The printed circuit board as claimed in claim 4, wherein a plurality of electric circuits are distributed on the upper and lower surfaces of the printed circuit board, and wherein each electric circuit keeps the minimum distance (D0) due to the planar isolation region and in case of overlapping provides the minimum dielectric strength due to the insulating barrier layer.

19. The printed circuit board as claimed in claim 1, wherein a plurality of electric circuits are distributed on the upper and lower surfaces of the printed circuit board, and wherein each electric circuit keeps the minimum distance (D0) due to the planar isolation region and in case of overlapping provides the minimum dielectric strength due to the insulating barrier layer.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) Exemplary embodiments of the invention will now be described with reference to the drawings, wherein:

(2) FIG. 1 shows an inductive transformer in an exploded view of the various layers as a portion of a printed circuit board.

(3) FIG. 2 is a longitudinal sectional view through a printed circuit board with components mounted on both sides thereof.

(4) FIG. 3 is another longitudinal sectional view through a printed circuit board in a schematic illustration.

(5) FIG. 4 is a plan view of portions of a layer of another printed circuit board.

DETAILED DESCRIPTION

(6) FIG. 1 shows the layer structure of a printed circuit board according to the invention, with the individual layers of the layer structure pulled apart in Z direction. The layer structure comprises a first insulating spacer layer 71, an insulating barrier layer 61 and a second insulating spacer layer 72. First insulating spacer layer 71 provides a mounting surface for components, i.e. electrical/electronic components 13 and for conductive traces 14 (see FIG. 2). Second insulating spacer layer 72 also provides a mounting surface for components, i.e. electric/electronic components 23 and for conductive traces 24. Electrical contacts 8 extend through the respective insulating spacer layer 71 or 72 in order to connect the respective conductive traces on the upper surface to the lower surface of the respective insulating spacer layer. A helical coil 11 extends on the upper surface of insulating spacer layer 71 and has a connection end 82 that may be connected to electrical/electronic components, and has another connection end 81 that passes to the other side of insulating spacer layer 71 via electrical contact 8 to be connected to electrical/electronic components there as well. Another spiral coil 21 is disposed below insulating barrier layer 61 and has two connection ends 83 and 84 which are arranged on different sides of second insulating spacer layer 72, and the connection from the upper to the lower surface of the insulating spacer layer is again provided via an electrical contact 8. Coils 11 and 21 are separated from each other by insulating barrier layer 61 and constitute the coupling elements of an inductive transformer 10. For increasing the efficiency of inductive transformer 10 and for shielding against interference, ferrite plates 41 and 42 may be provided in spatially overlapping relationship to coils 11 and 21. In order to avoid short circuiting of coil windings by electrically conductive bodies, an additional insulating layer (not shown) is provided between the ferrite elements and the coil windings, for example in the form of a suitable coating.

(7) FIG. 2 shows a printed circuit board 100. The inductive transformer 10 defined by coils 11, 21 has an overlapping and transfer region which is the major propagation region of the alternating magnetic fields, as illustrated at H in FIG. 2. Transformer 10 can be used to exchange energy between a first electric circuit 1 and a second electric circuit 2. This exchanged energy will be referred to as a signal in the present application and can be exploited for data exchange in well-known manner. In the illustrated exemplary embodiment, first electric circuit 1 and second electric circuit 2 are additionally coupled with each other via a capacitive transformer 20 which comprises capacitor plates 12, 22 in an overlapping and transfer region and allows signal transmission between the first and second electric circuits via alternating electric fields E.

(8) First electric circuit 1 comprises electrical/electronic components 13 which are mounted on the free upper surface of insulating spacer layer 71 and supplied with voltage/current via conductive traces 14. Conductive traces 14 extend on both sides of insulating spacer layer 71 and are connected via contacts 8, as illustrated. Second electric circuit 2 is arranged on the upper and lower surfaces of second insulating spacer layer 72 and comprises electrical/electronic components 23 and conductive traces 24 in a similar manner as described above for electric circuit 1 with respect to components 13 and conductive traces 14. The exemplary embodiment of FIG. 2 additionally comprises an inductive transformer 26 which divides electric circuit 2 into two sections 2a and 2b. This is to illustrate the diverse options for mounting on and division of the printed circuit board.

(9) For integrating printed circuit board 100 into a device, electrical connection lines 91, 92 are required for power supply and signal handling purposes. Such lines may be mounted to an insulating spacer layer 71 or 72. Furthermore, anchors in form of electrical vias 9 that extend through the layer structure of printed circuit board 100 may be provided for mounting such lines 91, 92. Such electrical vias weaken the dielectric strength of the layer structure and in particular that of insulating barrier layer 61 in a certain range which has to be considered as a minimum distance D0 to “external” or “adjacent” electric circuits. Though connection lines 91 for power and signal supply to electric circuit 1 may of course be arranged directly adjacent to elements 11, 12, 13, 14 of electric circuit 1, the minimum distance D0 which is the clearance and creepage distance to electric circuit 2 must be kept between electrical via 9 and the closest component of electric circuit 2. Similarly, the electrical via 9 which is connected to connection lines 92 must keep the minimum distance D0 to the closest components of electric circuit 1. For protecting against flashovers between the electric circuits, it is furthermore necessary to observe a minimum thickness Di of the insulating barrier layer between the electric circuits. This minimum thickness Di depends on the quality of the insulating material and the level of overvoltage that is to be tolerated. For example, if printed circuit board material FR4 is used as an insulating medium, a dielectric strength of approximately 40 kV per millimeter can be expected. Therefore, a minimum thickness of 0.2 mm would correspond to a dielectric strength of 8 kV, while a minimum thickness of 0.5 mm would accordingly exhibit a dielectric strength of 20 kV. According to various standards and guidelines, elevated security margins may result in a reduced dielectric strength or voltage class for a predetermined minimum isolation thickness.

(10) With these measures of providing a minimum thickness Di and a minimum distance D0, the printed circuit board with layer structure configuration can be employed for high voltage applications. In this manner, voltage differences in the kV range may be handled between connection lines 91 and 92. The printed circuit board of the invention may be used in measurement devices for measuring high voltages. For example, a high voltage to be measured may be converted into a measurement signal which can be evaluated with comparatively low voltages and currents. The printed circuit board may as well be integrated in devices which are per se designed for low voltages but might be exposed to high voltages in case of failure.

(11) FIG. 3 shows a printed circuit board configuration 200 comprising three electric circuits 1, 2, 3. Two insulating barrier layers 61 and 62 and three insulating spacer layers 71, 72, 73 and three groups of connection lines 91, 92, 93 are employed. Electric circuits 1 of FIGS. 2 and 3 have an identical configuration. Electric circuit 2 is associated with portions of insulating barrier layer 62 and insulating spacer layer 72. Electric circuit 3 extends over portions of insulating spacer layer 72, insulating barrier layer 62, and insulating spacer layer 73. However, inductive transformer 10 couples all three electric circuits with each other and capacitive transformer 20 only couples electric circuit 1 with electric circuit 3. The required isolation distance is observed between all electric circuits, namely by the minimum distance D0 of clearance and creepage distances between the electric circuits on the one hand, and on the other by the minimum thickness Di of the insulating layers between the electric circuits. As a result, planar isolation regions are defined between the overlapping and transfer regions of transformers 10, 20, which extend along the surface of the printed circuit board, so that clearance and creepage distances of a sufficient length are created between conductive components of adjacent electric circuits, which observe or exceed the minimum distances D0. The planar isolation regions may extend over the edge of the printed circuit board, as indicated at the right edge of printed circuit board 200 in FIG. 3.

(12) FIG. 4 shows a printed circuit board having a layer structure as shown in FIG. 2, but for three electric circuits 1, 2, and 3. The upper surface of the layer structure is illustrated by diagonal hatching, while the lower surface is visualized by cross-hatching. Three inductive transformers 10 are used for coupling purposes between the electric circuits, namely 10a for coupling electric circuits 1 and 2, 10b for coupling electric circuits 1 and 3, and 10c for coupling electric circuits 2 and 3. With respect to the minimum thickness Di, the galvanic isolation distance is defined by insulating barrier layer 61 in each case. The minimum distance D0 as the clearance and creepage distance between the electric circuits is observed everywhere, even for transformer 10b, since the creepage distance extends over the edge of the printed circuit board, similar as illustrated on the right edge of the view in FIG. 3. For example, transformer 10a between the first and second electric circuits is surrounded by an associated planar isolation region with a distance D0+X to the connection lines 92 of the second electric circuit, transformer 10b between the third and first electric circuits is surrounded by an associated planar isolation region around the edge of the printed circuit board with a distance 2 D0/2+Y to the connection lines 91 of the first electric circuit, and transformer 10c between the second and third electric circuits is surrounded by an associated planar isolation region with a distance D0+Z to the connection line 92 of the second electric circuit. X, Y and Z indicate additional lengths in addition to the minimal clearance and creepage distance D0.

(13) For designing printed circuit boards with four or even more electric circuits that are to be separated from each other, the surfaces of the printed circuit board are divided even more intelligently and/or a plurality of insulating barrier layers are employed. As in the case of FIG. 4, the components and the conductive traces for some electric circuits are mounted both on the upper surface and the lower surface of the layer structure. In order to be compliant with the required clearance and creepage distances according to the minimum distance D0, certain requirements must be met. Within a range of a distance D0 around transformers 10 there are no through holes or vias provided in the insulating layers. Components of adjacent electric circuits also observe this distance D0 to the transformer. The circular regions in FIG. 4 illustrate these conditions. Electric circuit 3 is distributed on two sides of the printed circuit board, which are connected to each other through vias 9 which are located outside the planar isolation regions around transformers 10b and 10c. Thus, the described method even permits to provide a minimum of vias for a plurality of electric circuits to be galvanically isolated and to employ only one or a few insulating barrier layers in the layer structure.

(14) The configuration of the described printed circuit board may be modified. For example it is possible to provide two or more insulating spacer layers one above the other, within which the components of the electric circuits are accommodated. In this case, electrical/electronic components may be mounted by surface-mount technology (SMT) and may optionally be enclosed. However, the insulating barrier layer(s) remain responsible for the high dielectric strength of the printed circuit board.

(15) In case of three or more electric circuits to be separated, the values of Di and D0 may as well be selected to be individually different, depending on the requirements for the dielectric strength of the individual electric circuits. In case of three electric circuits to be separated, for example, three different values may be used for D0, namely D012 for separating electric circuits 1 and 2, D013 for separating electric circuits 1 and 3, and D023 for separating electric circuits 2 and 3. The same applies to Di accordingly.