Patent classifications
H
ELECTRICITY
Load children
H01
ELECTRIC ELEMENTS
Load children
H01L
SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
Load children
2224/00
Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/01
Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/02
Bonding areas; Manufacturing methods related thereto
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/038
Post-treatment of the bonding area
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/0382
Applying permanent coating, e.g. in-situ coating
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/03823
Immersion coating, e.g. in a solder bath
Filter patents View analytics View as hierarchy Open in page

H01L2224/03823

Package on package interconnect structure
09607921 · 2017-03-28 · ·

A structure comprises a post passivation interconnect layer formed over a semiconductor substrate, a metal bump formed over the post passivation interconnect layer and a molding compound layer formed over the semiconductor substrate. A lower portion of the metal bump is embedded in the molding compound layer and a middle portion of the metal bump is surrounded by a concave meniscus molding compound protection layer.