Patent classifications
H
ELECTRICITY
Load children
H01
ELECTRIC ELEMENTS
Load children
H01L
SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
Load children
2224/00
Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/01
Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/02
Bonding areas; Manufacturing methods related thereto
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/04
Structure, shape, material or disposition of the bonding areas prior to the connecting process
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/05
of an individual bonding area
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/05198
with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/052
with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/05238
the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
Load children Filter patents View analytics View as hierarchy Open in page
H01L2224/05239
Silver [Ag] as principal constituent
Filter patents View analytics View as hierarchy Open in page

H01L2224/05239

HIGH DENSITY AND DURABLE SEMICONDUCTOR DEVICE INTERCONNECT
20230063259 · 2023-03-02 ·

A method of forming a semiconductor device includes providing a carrier comprising a die attach pad, providing a semiconductor die that includes a bond pad disposed on a main surface of the semiconductor die, and providing a metal interconnect element, arranging the semiconductor die on the die attach pad such that the bond pad faces away from the die attach pad, and welding the metal interconnect element to the bond pad, wherein the bond pad comprises first and second metal layers, wherein the second metal layer is disposed between the first metal layer and a semiconductor body of the semiconductor die, wherein a thickness of the first metal layer is greater than a thickness of the second metal layer, and wherein the first metal layer has a different metal composition as the second metal layer.

High density and durable semiconductor device interconnect
11756923 · 2023-09-12 · ·

A method of forming a semiconductor device includes providing a carrier comprising a die attach pad, providing a semiconductor die that includes a bond pad disposed on a main surface of the semiconductor die, and providing a metal interconnect element, arranging the semiconductor die on the die attach pad such that the bond pad faces away from the die attach pad, and welding the metal interconnect element to the bond pad, wherein the bond pad comprises first and second metal layers, wherein the second metal layer is disposed between the first metal layer and a semiconductor body of the semiconductor die, wherein a thickness of the first metal layer is greater than a thickness of the second metal layer, and wherein the first metal layer has a different metal composition as the second metal layer.