DISPLAY PANEL, FABRICATING METHOD THEREOF, AND DISPLAY APPARATUS
20170229526 · 2017-08-10
Inventors
Cpc classification
H10K59/50
ELECTRICITY
H10K59/00
ELECTRICITY
H10K50/8445
ELECTRICITY
H01L27/0262
ELECTRICITY
H10K99/00
ELECTRICITY
H01L27/12
ELECTRICITY
International classification
Abstract
In accordance with various embodiments of the disclosed subject matter, a display panel, a fabricating method thereof, and a related display apparatus are provided. In some embodiments, the display panel comprises: a base substrate comprising a display region and a peripheral region, wherein the peripheral region surrounds the display region; a light emitting device in the display region; a buffer layer on the peripheral region; and a first sealing layer on the buffer layer and the light emitting device.
Claims
1-20. (canceled)
21. A display panel, comprising: a base substrate comprising a display region and a peripheral region, wherein the peripheral region surrounds the display region; a light emitting device in the display region; a buffer layer on the peripheral region; and a first sealing layer on the buffer layer and the light emitting device.
22. The display panel of claim 21, further comprising: a planarization layer on the first sealing layer; and a second scaling layer on the planarization layer.
23. The display panel of claim 21, wherein: the buffer layer comprises at least one ring structure; and the at least one ring structure surrounds the display region.
24. The display panel of claim 21, wherein: a thickness range of the buffer layer is 1 μm to 10 μm.
25. The display panel of claim 21, further comprising: a first barrier wall in a first side of the peripheral region that is close to the display region, wherein the first barrier wall surrounds the display region.
26. The display panel of claim 21, further comprising: a second barrier wall in a second side of the peripheral region that is far from the display region, wherein the second barrier wall surrounds the display region.
27. The display panel of claim 21, further comprising: a first barrier wall in a first side of the edge region that is close to the display region, wherein the first barrier wail surrounds the display region; and a second barrier wall in a second side of the edge region that is far from the display region, wherein the second barrier wall surrounds the display region.
28. The display of claim 27, wherein: the first second barrier and the second barrier wall are linear line shaped, wavy line shaped, or fold line shaped.
29. The display panel of claim 27, wherein: a material of the first second barrier or the second barrier wall comprises at least one of SiNx, SiO.sub.2, SIC, SiCN, SiCO, polymer monomer, and hexamethyldisiloxane.
30. A display apparatus, comprising: a display panel of claim 21; and a thin film transistor on the base substrate, wherein the light emitting device is on the thin film transistor,
31. The display apparatus of claim 30, wherein: the base substrate is a flexible substrate; and the light emitting device is an organic light emitting diode.
32. The display apparatus of claim 31, wherein: the buffer layer comprises a first ring structure and a second ring structure, wherein: the first ring structure surrounds the display region; the pixel defining layer surrounds the first ring structure; and the second ring structure surrounds the pixel defining layer.
33. A method for fabricating a display panel, comprising: forming a base substrate comprising a display region and a peripheral region, wherein the peripheral region surrounds the display region; forming a light emitting device in the display region; forming a buffer layer in the peripheral region; and forming a first sealing layer on the buffer layer and the light emitting device.
34. The method for fabricating the display panel of claim 33, further comprising: forming a planarization layer on the first sealing layer; and forming a second sealing layer on the planarization layer.
35. The method for fabricating the display panel of claim 33, wherein forming a butler layer in the peripheral region further comprises: printing or coating a buffer layer film in the peripheral region; and forming the buffer layer by performing a patterning process on the buffer layer film.
36. The method for fabricating the display panel of claim 33, further comprising: forming a first barrier walls on a first side of the peripheral region that is close to the display region, wherein the first barrier wall surrounds the display region.
37. The method for fabricating the display panel of claim 33, further comprising: forming a second barrier walls on a second side of the peripheral region that is far from the display region, wherein the second barrier wall surrounds the display region.
38. The method for fabricating a display panel of claim 33, further comprising: forming a first barrier walls on a first side of the edge region that is close to the display region, wherein, the first barrier wall surrounds the display region; and forming a second barrier walls on a second side of the edge region that is far from the display region, wherein the second barrier wall surrounds the display region.
39. The method for fabricating the display panel of claim 38, wherein, the first second barrier and the second barrier wall are formed by using at least one material from SiNx, SiO.sub.2, SiC, SiCN SiCO, polymer monomer, and hexamethyldisoxane.
40. The method for fabricating the display panel of claim 33, wherein forming a light emitting device in the display region further comprises: forming an organic light emitting diode in the display region of the base substrate, wherein the base substrate is a flexible substrate.
Description
BRIEF DESCRIPTION OF THE DRAWINGS
[0028] Various objects, features, and advantages of the disclosed subject matter can be more fully appreciated with reference to the following detailed description of the disclosed subject matter when considered in connection with the following drawings, in which like reference numerals identify like elements. It should be noted that the following drawings are merely examples for illustrative purposes according to various disclosed embodiments and are not intended to limit the scope of the present disclosure.
[0029]
[0030]
[0031]
[0032]
[0033]
DETAILED DESCRIPTION
[0034] For those skilled in the art to better understand the technical solution of the disclosed subject matter, reference will now be made in detail to exemplary embodiments of the disclosed subject matter, which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.
[0035] In accordance with various embodiments, the disclosed subject matter provides a display panel, a fabricating method thereof, and a related display apparatus.
[0036] Referring to
[0037] As illustrated, the thin film encapsulation structure can include a base substrate 101, a buffer layer 102, and a first sealing layer 103.
[0038] In some embodiments, the base substrate 101 includes a display region and a peripheral region. The peripheral region surrounds the display region.
[0039] A pixel defining layer 104 is disposed between the display region and the peripheral region. The light emitting device is disposed in the display region. The buffer layer 102 is disposed in the peripheral region. The first sealing layer 103 is disposed on the buffer layer 102 and the light emitting device.
[0040] Since the peripheral region includes many right-angle-corner structures, the peripheral region is not flat. The first sealing layer 103 includes one or more curved structures rather than right-angle-corner structures in the peripheral region. So the stress on the first sealing layer 103 in the peripheral region can be reduced to avoid cracking the first sealing layer 103 in the peripheral region caused by a too large stress. Therefore, the life of the display apparatus can be prolonged.
[0041] In some embodiments, the thin film encapsulation structure further includes a planarization layer 105 and a second sealing layer 106. The planarization layer 105 is disposed on the first sealing layer 103, the second sealing layer 106 is disposed on the planarization layer 105. Including a buffer layer, a planarization layer, and two sealing layers, the thin film encapsulation structure can have a better sealing function.
[0042] In some embodiments, the buffer layer 102 can have a thickness ranging from 1 μm to 10 μm. The material constituting the buffer layer 102 can include a polymer monomer material, a polyimide material or a polymethacrylate material.
[0043] As illustrated in
[0044] The pixel defining layer 104 includes two parts, one part is located outside of the cathode lead 108, the other part is located between the cathode lead 108 and the anode 109.
[0045] An organic light emitting layer 201 of the organic light emitting diode is disposed on the anode 109. A cathode 202 of the organic light emitting diode is disposed on the cathode lead 108, the pixel defining layer 104, and the organic light emitting layer 201. The cathode 202 is connected with drain electrode of thin film transistor through the cathode lead 108.
[0046] Referring to
[0047] The buffer layer 102 includes at least one ring structure surrounding the display region. In some embodiments, the buffer layer 102 includes a first ring structure 203 and a second ring structure 204. Specifically, the first ring structure 203 surrounds the display region 205, the pixel defining layer 104 surrounds the first ring structure 203, the second ring structure 204 surrounds the pixel defining layer 104, and an epitaxial portion of the thin film transistor array layer 107 surrounds the second ring structure 204.
[0048] The disclosed display panel can comprises: a base substrate including a display region and a peripheral region, wherein the peripheral region surrounds the display region a light emitting device in the display region; a buffer layer on the peripheral region; and a first sealing layer on the buffer layer and the light emitting device. In the disclosed subject matter, the light emitting device is set in the display region, the buffer layer is set on the peripheral region, and the first sealing layer is set on the buffer layer and the light emitting device, so that the right-angle-corner structures on the first sealing layer in the peripheral region can be eliminated, thereby the stress on the first sealing layer in the peripheral region can be reduced to avoid cracking the first sealing layer in the peripheral region caused by a too large stress, and finally the life of the display apparatus can be prolonged.
[0049] Referring, to
[0050] As illustrated, the thin film encapsulation structure can include a base substrate 101, a buffer layer 102, and a first sealing layer 103.
[0051] In some embodiments, the base substrate 101 includes a display region and a peripheral region. The peripheral region surrounds the display region.
[0052] A pixel defining layer 104 is disposed between the display region and the peripheral region. The light emitting device is disposed in the display region. The buffer layer 102 is disposed in the peripheral region. The first sealing layer 103 is disposed on the buffer layer 102 and the light emitting device.
[0053] Since the peripheral region includes many right-angle-corner structures, the peripheral region is not flat. The first sealing layer 103 includes one or more curved structures rather than right-angle-corner structures in the peripheral region. So the stress on the first sealing layer 103 in the peripheral region can be reduced to avoid cracking the first sealing layer 103 in the peripheral region caused by a too large stress. Therefore, the life of the display apparatus can be prolonged.
[0054] In some embodiments, the thin film encapsulation structure further includes a first barrier wall 206. The first barrier wall 206 is disposed in one side of the peripheral region that is close to the display region. The first barrier wall 206 surrounds the display region.
[0055] In some embodiments, the thin film encapsulation structure further includes a second barrier wall 207. The second barrier wall 207 is disposed in another side of the peripheral region that is far from the display region. The second barrier wall 207 surrounds the display region.
[0056] In some embodiments, the thin film encapsulation structure can include both the first barrier wall 206 and the second barrier wall 207. The first barrier wall 206 and the second barrier wall 207 can be used for preventing an overflowing of the material of the buffer layer 102, and thereby protecting the narrow border.
[0057] In some embodiments, the first barrier walls 206 and the second barrier wall 207 can have any suitable shape, such as linear line shape, wavy line shape, fold line shape, etc. The first barrier walls 206 and the second barrier wall 207 can be constituted by any suitable material, such as SiNx, SiO.sub.2, SiC, SiCN, SiCO, polymer monomer, Hexamethyldisiloxane (HMDSO), or one or more combinations thereof.
[0058] As illustrated in
[0059] The pixel defining layer 104 includes two parts, one part is located outside of the cathode lead 108, the other part is located between the cathode lead 108 and the anode 109.
[0060] An organic light emitting layer 201 of the organic light emitting diode is disposed on the anode 109. A cathode 202 of the organic, light emitting diode is disposed on the cathode lead 108, the pixel defining layer 104, and the organic light emitting layer 201.
[0061] The cathode 202 is connected with drain electrode of thin film transistor through the cathode lead 108.
[0062] Referring to
[0063] The buffer layer 102 includes at least one ring structure surrounding the display region. In some embodiments, the buffer layer 102 includes a first ring structure 203 and a second ring structure 204. Specifically, the first barrier wall 206 surrounds the display region 205, the first ring structure 203 surrounds the first barrier wall 206, the pixel defining layer 104 surrounds the first ring structure 203, the second ring structure 204 surrounds the pixel defining layer 104, the second barrier wall 207 surrounds the second ring structure 204, and an epitaxial portion of the thin film transistor array layer 107 surrounds the second barrier wall 207.
[0064] The disclosed display panel can comprises: a base substrate including a display region and a peripheral region, wherein the peripheral region surrounds the display region; a light emitting device in the display region; a butler layer on the peripheral region; and a first sealing layer on the buffer layer and the tight emitting. device. In the disclosed subject matter, the light emitting device is set in the display region, the buffer layer is set on the peripheral region, and the first sealing layer is set on the buffer layer and the light emitting device, so that the right-angle-corner structures on the first sealing layer in the peripheral region can be eliminated, thereby the stress on the first sealing layer in the peripheral region can be reduced to avoid cracking the first sealing layer in the peripheral region caused by a too large stress, and finally the life of the display apparatus can be prolonged.
[0065] Referring to
[0066] The display panel can include a base substrate including a display region and a peripheral region. The peripheral region surrounds the display region. The light emitting device is disposed in the display region.
[0067] As illustrated, the method can include:
[0068] Step S1: forming a buffer layer in the peripheral region.
[0069] In some embodiments, step S1 can include: printing or coating a buffer layer film in the peripheral region, and forming the buffer layer by performing a patterning process on the buffer layer film.
[0070] In some embodiments, prior to the step SI, the method can include forming one or more barrier walls in the edge area. The one or more barrier walls can surround the display region.
[0071] For example, a first barrier wall can be formed on one side of the peripheral region that is close to the display region. The first barrier wall surrounds the display region.
[0072] As another example, a second barrier wall can be formed on another side of the peripheral region that is fin from the display region. The second barrier wall surrounds the display region.
[0073] In some embodiments, the first barrier wall and the second barrier wall can both be formed. The first barrier wall and the second barrier wall are used for preventing an overflowing of the material of the buffer layer, and thereby protecting the narrow border.
[0074] Step S2: forming a first sealing layer on the buffer layer and the light emitting device.
[0075] Since the peripheral region includes many right-angle-comer structures, the peripheral region is not flat. The first sealing layer includes one or more curved structures rather than right-angle-comer structures in the peripheral region, So the stress on the first sealing layer 103 in the peripheral region can be reduced to avoid cracking the first sealing layer in the peripheral region caused by a too large stress. Therefore, the life of the display apparatus can be prolonged.
[0076] In some embodiments, the method further includes forming a planarization layer on the first sealing layer, and forming a second sealing, layer on the, planarization layer. Including a buffer layer, a planarization layer and two sealing layers, the thin film encapsulation structure can have a better sealing function.
[0077] Specifically, a thin film transistor array layer can be formed on the base substrate. A cathode lead, a pixel defining layer, and an anode of an organic light emitting diode can be formed on the thin film transistor array layer.
[0078] The pixel defining layer can include two parts, one part is located outside of the cathode lead, the other part is located between the cathode lead and the anode.
[0079] An organic light emitting layer of the organic light emitting diode can be formed on the anode. A cathode of the organic light emitting diode can be formed on the cathode lead, the pixel defining: layer, and the organic light emitting layer. The cathode can be connected with the drain electrode of thin film transistor through the cathode lead.
[0080] In the disclosed method for forming a display panel, the display panel can comprises: a base substrate including a display region and a peripheral region, wherein the peripheral region surrounds the display region; a light emitting device in the display region; a buffer layer on the peripheral region; and a first sealing layer on the buffer layer and the light emitting device. In the disclosed subject matter, the light emitting device is set in the display region, the buffer layer is set on the peripheral region, and the first sealing layer is set on the buffer layer and the light emitting device, so that the right-angle-corner structures on the first sealing layer in the peripheral region can be eliminated. thereby the stress on the first sealing layer in the peripheral region can be reduced to avoid cracking the first sealing layer in the peripheral region caused by a too large stress, and finally the life of the display apparatus can be prolonged.
[0081] Another aspect of the disclosed subject matter provides a display apparatus, including a thin film transistor, a light emitting device, and any one of the display panel described above.
[0082] In some embodiments, the thin film transistor is disposed on a base substrate, and the light emitting device is disposed on the thin film transistor.
[0083] The disclosed display apparatus includes a display panel comprising: a base substrate including a display region and a peripheral region, wherein the peripheral region surrounds the display region; a light emitting device in the display region; a buffer layer on the peripheral region; and first sealing layer on the buffer layer and the light emitting device. In the disclosed subject matter, the light emitting device is set in the display region, the buffer layer is set on the peripheral region, and the first sealing layer is set on the buffer layer and the light emitting device, so that the right-angle-corner structures on the first sealing layer in the peripheral region can be eliminated, thereby the stress on the first sealing layer in the peripheral region can be reduced to avoid cracking the first sealing layer in the peripheral region caused by a too large stress, and finally the life of the display apparatus can be prolonged.
[0084] The display apparatus can be any suitable device or component that has a display function, such as a LCD panel, an electronic paper, a mobile phone, a tablet computer, a television, a monitor, a notebook computer, a digital picture frame, a navigation system, a smart watch, etc.
[0085] The provision of the examples described herein (as well as clauses phrased as “such as,” “e.g.,” “including,” and the like) should not be interpreted as limiting the claimed subject matter to the specific examples; rather, the examples are intended to illustrate only some of many possible aspects.
[0086] Accordingly, a display panel, a fabricating method thereof, and a related display apparatus are provided.
[0087] Although the disclosed subject matter has been described and illustrated in the foregoing illustrative embodiments, it is understood that the present disclosure has been made only by way of example, and that numerous changes in the details of embodiment of the disclosed subject matter can be made without departing from the spirit and scope of the disclosed subject matter, which is only limited by the claims which follow. Features of the disclosed embodiments can be combined and rearranged in various ways. Without departing from the spirit and scope of the disclosed subject matter, modifications, equivalents, or improvements to the disclosed subject matter are understandable to those skilled in the art and are intended to be encompassed within the scope of the present disclosure.