Transferring Large-Area Group III-Nitride Semiconductor Material and Devices to Arbitrary Substrates

Abstract

Methods for obtaining a free-standing thick (>5 μm) epitaxial material layer or heterostructure stack and for transferring the thick epitaxial layer or stack to an arbitrary substrate. A thick epitaxial layer or heterostructure stack is formed on an engineered substrate, with a sacrificial layer disposed between the epitaxial layer and the engineered substrate. When the sacrificial layer is removed, the epitaxial layer becomes a thick freestanding layer that can be transferred to an arbitrary substrate, with the remaining engineered substrate being reusable for subsequent material layer growth. In an exemplary case, the material layer is a GaN layer and can be selectively bonded to an arbitrary substrate to selectively produce a Ga-polar or an N-polar GaN layer.

Claims

1. A method for producing a thick epitaxial material layer on an arbitrary receiving substrate, comprising: providing a base substrate; forming an engineered substrate on an upper surface of the base substrate; forming a sacrificial release layer on an upper surface of the engineered substrate; forming a thick epitaxial material layer on an upper surface of the sacrificial release layer; bonding a temporary carrier layer to an upper surface of the thick epitaxial material layer; removing the sacrificial release layer to form a freestanding material layer; bonding a bottom surface of the freestanding material layer to a receiving substrate; and removing the temporary carrier layer from the upper surface of the freestanding material layer, the thick material layer being thereby situated on the receiving substrate.

2. The method according to claim 1, wherein the epitaxial material layer is a III-Nitride material layer.

3. The method according to claim 1, wherein the epitaxial material layer is a transition metal nitride material layer.

4. The method according to claim 1, wherein the epitaxial material layer is a heterostructure incorporating a III-N material or a combination of III-N materials.

5. The method according to claim 1, wherein the epitaxial material layer has a thickness greater than 5 μm.

6. The method according to claim 1, wherein the receiving substrate is a diamond layer having a thermal conductivity greater than 300 W/mK.

7. The method according to claim 1, wherein the receiving substrate is an engineered substrate.

8. The method according to claim 1, wherein the epitaxial material layer is GaN; and wherein the GaN layer on the receiving substrate is Ga-polar.

9. A method for obtaining a thick N-polar III-N or TMN layer on a receiving substrate, comprising: providing a base substrate; forming an engineered substrate on an upper surface of the base substrate; forming a sacrificial release layer on an upper surface of the engineered substrate; forming a thick epitaxial III-N or TMN material layer on an upper surface of the sacrificial release layer; bonding a receiving substrate to an upper surface of the thick epitaxial III-N or TMN material layer; and removing the sacrificial release layer to form a freestanding N-polar III-N or TMN material layer.

10. The method according to claim 9, wherein the III-N or TMN material layer has a thickness greater than 5 μm.

11. The method according to claim 9, wherein the receiving substrate is a diamond layer having a thermal conductivity greater than 300 W/mK.

12. The method according to claim 9, wherein the receiving substrate is an engineered substrate.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

[0014] FIG. 1 is a block schematic illustrating an exemplary heterostructure that includes a sacrificial release layer sandwiched between one or more engineered substrate layers and an epitaxial material layer in accordance with one or more aspects of the present disclosure.

[0015] FIGS. 2A and 2B are block schematics illustrating aspects of a method for forming a free-standing III-Nitride structure in accordance with one or more aspects of the present disclosure.

[0016] FIGS. 3A-3E are block schematics illustrating aspects of a method for forming an epitaxial material layer on an arbitrary substrate in accordance with one or more aspects of the present disclosure.

[0017] FIG. 4 is a block schematic illustrating the way in which the Ga- or N-polarity of a III-N epitaxial material layer can be engineered in accordance with one or more aspects of the present disclosure.

[0018] FIGS. 5A and 5B are block schematics illustrating aspects of a method for forming an N-polar III-N epitaxial material layer on an arbitrary high-performance substrate in accordance with one or more aspects of the present disclosure.

[0019] FIGS. 6A-6C are schematics illustrating aspects of a vertical diode structure, where FIG. 6A illustrates a freestanding GaN vertical diode structure, FIG. 6B illustrates electrical measurements in forward bias and FIG. 6C illustrates reverse blocking on such a structure.

[0020] FIGS. 7A-7C are plots illustrating aspects of GaN HEMTs fabricated in accordance with the present invention.

DETAILED DESCRIPTION

[0021] The aspects and features of the present invention summarized above can be embodied in various forms. The following description shows, by way of illustration, combinations and configurations in which the aspects and features can be put into practice. It is understood that the described aspects, features, and/or embodiments are merely examples, and that one skilled in the art may utilize other aspects, features, and/or embodiments or make structural and functional modifications without departing from the scope of the present disclosure.

[0022] The present invention provides an alternative concept for a release layer that produces an atomically flat surface, and is sufficiently thick for lift-off at the device or chip level. The method of the present invention provides a significant improvement on the formation of GaN films and their use as transferred layers in electronic devices.

[0023] While it is possible to grow GaN hetero-epitaxially on a variety of substrates such as SiC, Si, sapphire, AlN, as well as homoepitaxially on native GaN substrates, heteroepitaxial growth on non-native substrates always limits the thickness and quality of the epitaxial GaN film due to lattice and thermal mismatch with the substrate material. Even in the case of homoepitaxial growth on native GaN substrates, lift-off methods such as laser liftoff or spalling can significantly compromise the quality and particularly the uniformity of the transferred GaN film. While other methods of transfer of epitaxial GaN using sacrificial layers such as metallic NbN exist, the practical size of the transferred GaN film is severely limited, thus individual devices of only a few hundred micrometers can be transferred this way since the sacrificial NbN epitaxial layer (grown in between the to-be-transferred GaN film and the SiC substrate) is very thin owing to the low growth rate of that material. In contrast, the thickness of a Si-based sacrificial layer such as that used in accordance with the present invention can be much higher, and possible to engineer as well, allowing for chip or even wafer level release of quasi-freestanding crystalline GaN films of significant thickness.

[0024] The engineered substrates developed at NRL have made it possible to grow high quality low-stress GaN heteroepitaxial layers having a thickness that is roughly an order of magnitude thicker than is possible on other substrates, e.g., 2 μm on SiC versus 20 μm on the NRL engineered substrates. In turn, this property, combined with the presence of the Si sacrificial release layer, allows for release of chip- or wafer-sized thick GaN crystals and their transfer onto arbitrary substrates. One possible use of the present invention is the transfer of GaN released from engineered substrates onto diamond for thermal management.

[0025] As described in more detail below, the present invention provides methods for producing an epitaxial material layer having both a thickness and a lateral size that are larger than has previously been obtainable using conventional methods. The epitaxial material layer is grown on an engineered substrate and then is released from the engineered substrate via a sacrificial release layer. In some embodiments, the released epitaxial material layer produced in accordance with the present invention remain as a free-standing material layer, while in other embodiments, it can be transferred to another substrate such as diamond as part of an electronic device.

[0026] The block schematic in FIG. 1 illustrates an exemplary layer structure that can be used in the process for making a thick large-area epitaxial material sample in accordance with the present invention.

[0027] As illustrated in FIG. 1, such a layer structure includes a base substrate 101, one or more engineered substrate layers 102 grown on an upper surface of base substrate 101, a sacrificial release layer 103 grown on an upper surface of the engineered substrate layers 102, and an epitaxial material layer 104 grown on an upper surface of the sacrificial release layer 103.

[0028] It will be noted here that layers 101, 102, 103, and 104 are also labeled in the FIGURE as “Layer 1,” “Layer 2,” “Layer 3,” and “Layer 4,” and that corresponding layers shown in subsequent FIGURES will also be denoted as “Layer 1,” etc. and will have the same structure or be composed of the same materials as described here with respect to FIG. 1, with additional layers (e.g., “Layer 5” shown in FIG. 3B) having the structure or materials as described with respect to those FIGURES.

[0029] Thus, in a layered structure for use in a method in accordance with the present invention, base substrate 101 can be any suitable material having a thermal match for GaN. In an exemplary embodiment, base substrate 101 can be polycrystalline AlN, but one skilled in the art will readily recognize that other materials can be used as well.

[0030] Engineered substrate layers 102 can be any suitable metal and/or dielectric materials that can enhance enhanced the strength of the bonded interface.

[0031] The sacrificial release layer 103 typically is a (111) Si layer providing a nucleation surface for GaN epitaxial growth. In many embodiments, sacrificial release layer 103 is a Si interlayer utilized in engineered substrate technology as an epitaxial template for III-N growth, formed by wafer bonding to the surface of an engineered substrate stack, though in other embodiments, any suitable material can be used for the sacrificial release layer.

[0032] Material layer 104 can take any one of numerous forms. It can be unintentionally doped (UID), intentionally n-type or p-type doped, or polarization-doped. In many embodiments, it will be a III-N material layer, for example, an InAlGaN film or a heterostructure incorporating a III-N material or a combination of III-N materials such as GaN, BN, InN, AlN, Al.sub.xGa.sub.1−xN (0≤x≤1); In.sub.xAl.sub.1−xN (0≤x≤1); In.sub.xAl.sub.yGa.sub.zN (x+y+z=1); Sc.sub.xAl.sub.1−x (0≤x≤1); B.sub.xAl.sub.1−xN (0≤x≤1); or B.sub.xAl.sub.yGa.sub.zN (x+y+z=1). In other embodiments, material layer 104 can also comprise a transition metal nitride (TMN) such as ZnN, WN, VaN, TaN, or NbN. Material layers comprising all such materials are deemed to be within the scope of the present disclosure.

[0033] After growth of a layer structure such as that shown in FIG. 1, as illustrated in FIGS. 2A-2B and FIGS. 3A-3E, the active structure can be released from the layered stack for use in device applications.

[0034] In vertical power device applications, it is desirable to minimize substrate resistance. By wet, dry, or vapor etching the release layer, a free standing III-N device structure can be formed, as shown in FIGS. 2A and 2B. In this embodiment, a free-standing thick (>5 μm) epitaxial material layer 204 can be obtained from a layer structure such as that shown in FIG. 2A, comprising layers 201, 202, 203, and 204 formed from Layers 1, 2, 3, and 4 as described above by etching the sacrificial release layer 203 from the structure, as illustrated in FIG. 2B. Etching can be done by any suitable etching process such as wet etching or XeF.sub.2 dry etching. After etching, epitaxial material layer 204 is released from the stack to form a free-standing epitaxial material layer which can be transferred onto an arbitrary substrate with advantageous properties such as a a diamond layer having a thermal conductivity greater than 300 W/mK or used to form a freestanding vertical device. The prior art does not allow simultaneously the presence of engineered layers, originally designed and developed to enable the engineered substrate technology and hereby repurposed to be used as sacrificial release layers, and the presence of thick, thermal stress free epitaxial layers as can be produced in accordance with the present invention. In addition, the remaining base substrate layer 201 and engineered substrate layer 202 form a reusable substrate, which can again have a sacrificial release layer and a new epitaxial material layer grown thereon.

[0035] In other applications, it is desirable to place the epitaxial material layer on a high-performance substrate, such as diamond for high thermal conductivity or any other substrate suitable for the ultimate use to which the device will be made. In this embodiment, aspects of which are illustrated by the block schematics in FIGS. 3A-3E, the epitaxial material layer can be transferred to an arbitrary substrate after being released from the stack.

[0036] Thus, in this embodiment, the layered stack comprising layers 301, 302, 303, and 304 shown in FIG. 3A is bonded to a temporary carrier layer 305 that has been formed on an upper surface of epitaxial material layer 304, as shown in FIG. 3B. Bonding of temporary carrier layer 305 can be accomplished by any suitable means, such as by using a polymer, oxide, metal, or direct bond. After the temporary carrier layer is bonded to the epitaxial material layer, as shown in FIG. 3C, epitaxial material layer 304 with temporary carrier layer 305 bonded thereto is released by removing sacrificial release layer 303, e.g., by wet, dry, or vapor etching, to form a freestanding epitaxial material layer that, in accordance with the invention, can be transferred to another substrate.

[0037] In a next step, as shown in FIG. 3D, released epitaxial material layer 304 and temporary carrier layer 305 can be bonded, e.g., via direct bonding with low interfacial damage, to an arbitrary substrate 306 on the opposite surface of epitaxial material layer 304 from the temporary carrier layer. This arbitrary substrate can be any substrate suitable for the application in which epitaxial material layer 304 is to be used, such as diamond or an engineered substrate comprising multiple layers.

[0038] Finally, as illustrated by FIG. 3E, temporary carrier layer 305 is removed, e.g., by wet etching or any other suitable means, leaving epitaxial material layer 304 on arbitrary substrate 306 as the final structure.

[0039] In other embodiments, the epitaxial material layer can be bonded directly to a high-performance substrate instead of being bonded to a temporary carrier wafer. By selectively bonding the high-performance substrate to an upper surface or a lower surface of the released epitaxial material layer, the polarity of the resulting structure can be controlled. For example, in the case where the epitaxial material layer is GaN, growth of the epitaxial material layer on silicon results in a III-N layer having a Ga-polar top surface. However, N-polar devices are often preferred for use in mm-wave HEMT technologies because of their low electrical contact resistance, strong back-barrier, and improved scalability.

[0040] The block schematic in FIG. 4 illustrates an embodiment where an arbitrary substrate (e.g., diamond having a thermal conductivity >300 W/mK) is bonded to a Ga-polar III-N epitaxial material layer in lieu of a temporary carrier wafer. As a result, an inverted polarity (N-polar) III-N epitaxial material layer on arbitrary substrate can be created once the engineered layers are removed. Both of these approaches minimize or eliminate interfacial layers while simultaneously maximize III-N layer thickness and chip size.

[0041] FIGS. 5A and 5B further illustrate the way in which the method of the present invention can be used to selectively form an N-polar III-N structure on an arbitrary substrate.

[0042] As illustrated in FIGS. 5A and 5B, a layer structure (FIG. 5A) comprising base substrate 501, engineered substrate 502, sacrificial release layer 503, and III-nitride layer 504 is grown as described above with respect to FIG. 1. The Ga-face of the III-nitride layer 504 is bonded to an arbitrary high performance substrate 505, then released from the structure, e.g., by wet etching of sacrificial release layer 503, as shown in FIG. 5B where an N-polar surface is left. Alternatively, as shown in FIGS. 3B-3E described above, the released N-polar III-nitride layer 304 is mounted onto an arbitrary substrate 306, which results in a Ga-polar structure upon removal of temporary carrier. One skilled in the art will readily recognize that the same procedure can be used to produce an N-polar material layer from other III-Nitride or TMN materials.

[0043] Thick III-N films produced in accordance were incorporated into electronic devices and their performance was evaluated.

[0044] In one case, a free-standing GaN vertical diode such as that illustrated in FIG. 6A was fabricated, where the diode comprised an n.sup.+ epitaxial GaN layer 601 with an n.sup.− epitaxial GaN layer 602 on an upper surface thereof, the diode further comprising a backside contact 603 on a backside of n.sup.+ GaN layer 601 and a topside contact 604 on a top surface of n.sup.− GaN layer 602. The performance of this structure was evaluated, and the results are shown by the plots shown in FIGS. 6B for forward bias and 6C for reverse blocking voltage of this freestanding GaN Schottky diode.

Advantages and New Features

[0045] The main new feature introduced by the present invention is the ability to create an epitaxial material layer having a significant thickness (>5 μm) onto an arbitrary substrate. In one embodiment, if a 50 μm thick GaN epilayer is released from the substrate, a quasi-freestanding GaN wafer is created with this approach and then transferred onto an arbitrary substrate. None of the alternative technologies in existence can achieve this feature.

[0046] The fabrication approach of the present invention has several advantages. In one embodiment, the target substrate can be high thermal conductivity single crystal or polycrystalline diamond, whose coefficient of thermal expansion is too large to be able to grow epitaxial GaN directly. Such a GaN-on-diamond structure can be achieved either by diamond growth on either the N-polar or the Ga-polar side of the released quasi-freestanding GaN layer. Another approach is to bond to a diamond substrate by a wafer bonding or a similar transfer approach on a chip or wafer scale.

[0047] GaN HEMTs incorporating a thick GaN layer that is transferred to a thick CVD diamond substrate in accordance with the present invention provide significantly superior temperature management as compared to GaN devices on other materials.

[0048] The plots in FIGS. 7A-7C illustrate this superior performance.

[0049] The plot in FIG. 7A compares the temperature of a HEMT having a GaN layer on a Si substrate vs. a HEMT having a thick GaN layer on a diamond substrate, and show that the GaN-on-Diamond HEMT exhibited a significantly lower (up to 6× lower) temperature at any given time as compared to the GaN-on-Si HEMT.

[0050] The plot in FIG. 7A compares average thermal decay of GaN HEMTs on Silicon (Sample A) and diamond (Sample B) substrates. It can be seen that the thermal decay time constant τ is about an order of magnitude lower for sample B, suggesting much faster cooling rate for that sample. This is due to the higher thermal conductivity of the diamond substrates and also the improved thermal boundary resistance (TBR) of the barrier between GaN and diamond in sample B. FIG. 7B illustrates via simulation the effect of improving TBR (from 20 m.sup.2K/GW down to 0) on average temperature during transient switching. This effect was particularly pronounced when comparing two generations of GaN-on-diamond technology (FIG. 7C) where a much higher quality boundary layer in sample GaNDi-2 resulted in significantly lower drain access average temperature and thermal boundary resistance, even at twice the power level. See Marko J. Tadjer et al., “GaN-On-Diamond HEMT Technology With TAVG=176° C. at P.sub.DC,max=56 W/mm Measured by Transient Thermoreflectance Imaging,” IEEE Electron Device Letters, vol. 40, no. 6, pp. 881-884, June 2019.

[0051] Although particular embodiments, aspects, and features have been described and illustrated, one skilled in the art would readily appreciate that the invention described herein is not limited to only those embodiments, aspects, and features but also contemplates any and all modifications and alternative embodiments that are within the spirit and scope of the underlying invention described and claimed herein. The present application contemplates any and all modifications within the spirit and scope of the underlying invention described and claimed herein, and all such modifications and alternative embodiments are deemed to be within the scope and spirit of the present disclosure.