Integrated circuit including a capacitive element and corresponding manufacturing method

Abstract

A semiconductor substrate includes excavations which form trenches sunk. A capacitive element includes: a first dielectric envelope conforming to sides and bottoms of the trenches; a first semiconductor layer conforming to a surface of the first dielectric envelope in the trenches; a second dielectric envelope conforming to a surface of the first semiconductor layer in the trenches; and a second semiconductor layer conforming to a surface of the second dielectric envelope in the trenches.

Claims

1. An integrated circuit, comprising: a semiconductor substrate including a plurality of excavations in the form of trenches sunk into the semiconductor substrate substantially perpendicularly to a front face of the semiconductor substrate; wherein said trenches each have a depth in the semiconductor substrate that is explicitly between 500 nn and 1200 nm; a non-volatile memory cell including a floating gate and a control gate; and at least one capacitive element comprising: a first dielectric envelope covering a part of the front face and conforming to sides and bottoms of the trenches, said first dielectric envelope and a tunnel dielectric for the floating gate being formed by a first conjoint dielectric layer; a first semiconductor layer on the first dielectric envelope, covering part of the front face and conforming to a surface of the first dielectric envelope inside each trench, said first semiconductor layer and floating gate being formed by a first conjoint semiconductor layer; a second dielectric envelope on the first semiconductor layer, covering part of the front face and conforming to a surface of the first semiconductor layer inside each trench, said second dielectric envelope and a dielectric for the control gate being formed by a second conjoint dielectric layer; and a second semiconductor layer on the second dielectric envelope, covering part of the front face, said second semiconductor layer and control gate being formed by a second conjoint semiconductor layer.

2. The integrated circuit according to claim 1, wherein the second semiconductor layer completely fills each trench.

3. The integrated circuit according to claim 1, wherein the second semiconductor layer is electrically connected to the semiconductor substrate.

4. The integrated circuit according to claim 1, wherein the semiconductor substrate includes a doped region having a first type of conductivity opposite to a second type of conductivity of the semiconductor substrate, said doped region located at said part of the front face of the semiconductor substrate.

5. The integrated circuit according to claim 4, wherein the second semiconductor layer is electrically connected to the semiconductor substrate, but is not electrically connected to the doped region.

6. The integrated circuit according to claim 4, wherein the doped region extends along the front face of the semiconductor substrate between trenches.

7. The integrated circuit according to claim 1, wherein the trenches have a width, and wherein the trenches are spaced apart from each other by a distance, and wherein said width and distance are substantially equal to each other.

8. The integrated circuit according to claim 7, wherein the width is between 100 nanometers and 300 nanometers.

9. The integrated circuit according to claim 7, wherein the distance is between 100 nanometers and 300 nanometers.

10. The integrated circuit according to claim 1, wherein the first dielectric envelope is made of silicon dioxide.

11. The integrated circuit according to claim 1, wherein the second dielectric envelope is made of silicon dioxide.

12. The integrated circuit according to claim 1, wherein the first semiconductor layer is made of polycrystalline silicon.

13. The integrated circuit according to claim 1, wherein the second semiconductor layer is made of polycrystalline silicon.

14. The integrated circuit according to claim 1, wherein the second semiconductor layer conforms to a surface of the second dielectric envelope inside each trench, and said at least one capacitive element further comprises: a third dielectric envelope on the second semiconductor layer, covering part of the front face and conforming to a surface of the second semiconductor layer inside each trench; and a third semiconductor layer on the third dielectric envelope, covering part of the front face.

15. The integrated circuit according to claim 14, wherein the third semiconductor layer completely fills each trench.

16. The integrated circuit according to claim 14, wherein the third semiconductor layer does not completely fill each trench.

17. An integrated circuit, comprising: a semiconductor substrate including a plurality of excavations in the form of trenches sunk into the semiconductor substrate substantially perpendicularly to a front face of the semiconductor substrate; wherein said trenches each have a depth in the semiconductor substrate that is explicitly between 500 nn and 1200 nm; a non-volatile memory cell including a floating gate and a control gate; a logic transistor having a gate region; and at least one capacitive element comprising: a first dielectric envelope covering a part of the front face and conforming to sides and bottoms of the trenches, said first dielectric envelope and a tunnel dielectric for the floating gate being formed by a first conjoint dielectric layer; a first semiconductor layer on the first dielectric envelope, covering part of the front face and conforming to a surface of the first dielectric envelope inside each trench, said first semiconductor layer and floating gate being formed by a first conjoint semiconductor layer; a second dielectric envelope on the first semiconductor layer, covering part of the front face and conforming to a surface of the first semiconductor layer inside each trench, said second dielectric envelope and a dielectric for the gate region being formed by a second conjoint dielectric layer; and a second semiconductor layer on the second dielectric envelope, covering part of the front face, said second semiconductor layer and gate region being formed by a second conjoint semiconductor layer.

18. The integrated circuit according to claim 17, wherein the second semiconductor layer completely fills each trench.

19. The integrated circuit according to claim 17, wherein the second semiconductor layer is electrically connected to the semiconductor substrate.

20. The integrated circuit according to claim 17, wherein the semiconductor substrate includes a doped region having a first type of conductivity opposite to a second type of conductivity of the semiconductor substrate, said doped region located at said part of the front face of the semiconductor substrate.

21. The integrated circuit according to claim 20, wherein the second semiconductor layer is electrically connected to the semiconductor substrate, but is not electrically connected to the doped region.

22. The integrated circuit according to claim 20, wherein the doped region extends along the front face of the semiconductor substrate between trenches.

23. The integrated circuit according to claim 17, wherein the trenches have a width, and wherein the trenches are spaced apart from each other by a distance, and wherein said width and distance are substantially equal to each other.

24. The integrated circuit according to claim 23, wherein the width is between 100 nanometers and 300 nanometers.

25. The integrated circuit according to claim 23, wherein the distance is between 100 nanometers and 300 nanometers.

26. The integrated circuit according to claim 17, wherein the first dielectric envelope is made of silicon dioxide.

27. The integrated circuit according to claim 17, wherein the second dielectric envelope is made of silicon dioxide.

28. The integrated circuit according to claim 17, wherein the first semiconductor layer is made of polycrystalline silicon.

29. The integrated circuit according to claim 17, wherein the second semiconductor layer is made of polycrystalline silicon.

30. The integrated circuit according to claim 17, wherein the second semiconductor layer conforms to a surface of the second dielectric envelope inside each trench, and said at least one capacitive element further comprises: a third dielectric envelope on the second semiconductor layer, covering part of the front face and conforming to a surface of the second semiconductor layer inside each trench; and a third semiconductor layer on the third dielectric envelope, covering part of the front face.

31. The integrated circuit according to claim 30, wherein the third semiconductor layer completely fills each trench.

32. The integrated circuit according to claim 30, wherein the third semiconductor layer does not completely fill each trench.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) Other advantages and features will appear upon examining the detailed description of embodiments and implementations, in no way-limiting, and the appended drawings, in which:

(2) FIGS. 1 to 7 illustrate results of steps of forming a capacitive element;

(3) FIGS. 8 and 9 are views of the completed capacitive element;

(4) FIG. 10 shows an alternative of the example of the capacitive element of FIG. 8; and

(5) FIG. 11 illustrates an example of a manufacturing method adapted to the alternative of FIG. 10.

DETAILED DESCRIPTION

(6) FIGS. 1 to 7 illustrate results of steps of forming a capacitive element within a method for manufacturing an integrated circuit. FIGS. 8 and 9 show views of the completed capacitive element.

(7) FIG. 1 shows the result of an etching, in a semiconductor substrate SUB, of a plurality of excavations in the form of trenches TR sunk depth-wise in the substrate SUB perpendicularly to a front face FA of the substrate.

(8) In an orthonormal reference frame X-Y-Z, the front face FA of the substrate SUB is located in a horizontal plane X-Y and the depth perpendicular to the front face FA is directed by the vertical axis Z of the reference frame.

(9) The excavations are etched via an etching tool, typically a chamber for “dry” etching, of the plasma etching type or, for example, of the reactive ion etching (ME) type.

(10) The phenomenon of etching of the material of the semiconductor substrate SUB, typically made of silicon, is obtained by a bombardment of ions, coming from a plasma environment, which produces an effect of mechanical machining of the bombarded material. In the context of RIE etching, ions of the plasma are further chosen to react chemically with the etched material and introduce an additional chemical etching.

(11) By nature, the progression of the etching is relatively slow, and the depth PTR etched is directly proportional to the time of exposure of the substrate SUB to the ionic bombardment.

(12) Dry etching is substantially anisotropic, the etching taking place mainly in the direction in which the ions are bombarded. The sides FL1 of the excavations are thus substantially vertical, slightly inclined. Techniques of passivation of the etched walls can allow to obtain more strictly vertical sides.

(13) An etching mask (not shown) is formed according to a pattern leaving openings in order to position the locations to be etched in the substrate facing the openings.

(14) The etching step is configured to etch the trenches TR to a depth PTR of at least 500 nanometers.

(15) The depth PTR is nevertheless chosen according to a compromise between the value of the capacitive density and the time allocated in the overall manufacturing process to the etching of the trenches. Thus, a relatively small depth of 500 nm has the advantage of being fast and (as will be shown below) of having a good capacitive density. To limit the duration of the etching, it is preferred that the depth PTR be chosen to not exceed 1200 nm, or to not exceed even 900 nm. Of course, if the method for manufacturing the integrated circuit allows a longer duration for the etching, or if etching techniques are faster, the trenches can have a depth greater than 900 nm without any particular constraint. A person skilled in the art will be perfectly capable of parameterizing the compromise on the depth PTR according to their constraints.

(16) The etching step is configured to form a plurality of trenches TR, extending longitudinally in the direction Y, on the entire surface of the front face FA dedicated to the implementation of the capacitive element. The length of the trenches TR can, according to the extension of said dedicated surface, be approximately one micrometer or ten micrometers.

(17) The plurality of trenches TR are disposed regularly and in parallel in terms of their length, and are laterally (direction X) next to one another. Thus, in the cross-sectional view of FIG. 1 (in the plane X-Z) the plurality of excavations in the form of trenches TR traces the shape of a comb, the teeth of which are the parts dug in the substrate SUB. Only two trenches TR have been shown for reasons of conciseness. In practice, the formation of ten to a hundred trenches (like as many teeth of the comb mentioned above) is possible for the formation of an elementary capacitive element on an elementary surface of the front face FA.

(18) Laterally (in the direction X), the trenches TR are etched in such a way as to be much narrower, and have a width LTR for example between 100 nm (nanometers) and 300 nm. Since the inclination of the sides FL1 of the trenches TR is very close to vertical, the difference between the width at the opening located at the front face FA and the width at the bottom FD1 of the trenches will not be taken into consideration.

(19) The trenches TR are spaced apart one by one by a volume of the substrate SUB, the lateral width ETR (in the direction X) of which can be substantially equal to the width of a trench LTR, that is to say for example between 100 nm and 300 nm.

(20) FIG. 2 illustrates the result of a step of forming a first dielectric envelope D1 covering the front face FA and conforming to the sides FL1 and the bottoms FD1 of the trenches TR.

(21) For example, the first dielectric envelope D1 is formed by a thermal growth of silicon dioxide SiO.sub.2 and can have a thickness of approximately several nanometers, for example 3.2 nm.

(22) Given the small dimension of the thickness of the first dielectric envelope D1, hereinafter the terms “the sides FL1 and the bottoms FD1 of each trench TR” (or equivalent wording) strictly designate “the sides and the bottoms of the first dielectric envelope D1 inside of each trench” (or equivalent wording).

(23) FIG. 3 illustrates the result of a step of forming a first semiconductor layer P1 on the first dielectric envelope D1.

(24) The first semiconductor layer P1 is formed in such a way as to have a constant thickness EP1 on the surfaces that it covers, that is to say the same thickness taken perpendicularly to the surface in question, on the horizontal surfaces (front face FA and bottoms FD1 of the trenches) and on the vertical surfaces (sides FL1 of the trenches).

(25) This type of formation is usually called conformal deposition, for example obtained via chemical vapor deposition (CVD), typically at low pressure (LPCVD) or even under ultra-high vacuum (UHVCVD), or according to other CVD alternatives.

(26) The first semiconductor layer P1 is, for example, formed from polycrystalline silicon.

(27) The constant thickness EP1 is chosen in order for the first semiconductor layer P1 to cover the front face FA and conform to the sides FL1 and the bottoms FD1 of the trenches TR, while leaving a free space EL inside each trench.

(28) In particular, the thickness EP1 is chosen with respect to the width of the trenches LTR (and reciprocally) in such a way that the parts of the first semiconductor layer P1 located on the opposite sides FL1 of a trench TR do not touch each other.

(29) Thus, the free spaces EL have a shape homothetic to the shape of the trenches TR, that is to say each including sides FL2 and a bottom FD2 having a non-zero size.

(30) FIG. 4 illustrates the result of a step of forming a second dielectric envelope D2 covering the first semiconductor layer P1 and conforming to the sides FL2 and the bottoms FD2 of the free spaces EL.

(31) Like the first dielectric envelope D1, the second dielectric envelope D2 can be formed by a thermal growth of silicon dioxide SiO.sub.2 and can have a thickness of approximately several nanometers, for example 3.2 nm.

(32) FIG. 5 illustrates the result of a step of forming a second semiconductor layer P2 on the second dielectric envelope D2, covering the front face FA on the stack of the first dielectric envelope D1, the first semiconductor layer P1 and the second dielectric envelope D2.

(33) The second semiconductor layer P2 is formed in such a way as to completely fill the spaces left free EL inside each trench, and is, for example, obtained by an excess deposition overflowing from the free spaces EL. The formation of the second semiconductor layer can be implemented by a CVD technique similar to the formation of the first semiconductor layer P1.

(34) The second semiconductor layer P2 is, for example, made of polycrystalline silicon and can have a thickness of substantially 150 nm on the horizontal part covering the front face FA.

(35) FIG. 6 illustrates the result of a step of etching of the structure formed in relation to FIG. 5, in such a way as to locate the stack of the first dielectric envelope D1, the first semiconductor layer P1, the second dielectric envelope D2 and the second semiconductor layer P2 on a part of the front face FA in which the plurality of trenches TR are located.

(36) In this respect, a mask MS12 is formed, for example made of photosensitive resin, in such a way as to cover said part of the front face FA covering the trenches TR, and the non-masked stack (D1-P1-D2-P2) is removed by time-controlled dry etching to remove the thickness of the layers deposited until the front face FA of the substrate SUB is reached.

(37) After the etching, the mask MS12 is, of course, removed, typically by a selective chemical reaction.

(38) FIG. 7 illustrates the result of another etching step allowing to form zones of contact CNT_P1 for the first semiconductor layer P1.

(39) In this respect, another mask MS2 is formed, for example made of photosensitive resin, in such a way as to cover the structure formed in relation to FIG. 6 at the part of the front face FA covering the trenches TR, but leaving exposed the future zones of contact CNT_P1 of the first semiconductor layer P1.

(40) Another dry etching is time controlled to remove the thickness of the layers deposited on the first semiconductor layer P1 (that is to say the second semiconductor layer P2 and the second dielectric envelope D2) at the future zones of contact CNT_P1. A portion of the first semiconductor layer P1 is thus exposed and is used to create electric contact with the first semiconductor layer P1.

(41) After the etching, the mask MS2 is, of course, removed, typically by a selective chemical reaction.

(42) Alternatively, the steps described in relation to FIGS. 6 and 7 can be reversed, that is to say that the first etching, masked by the mask MS2 as described above, can be time controlled to only remove the second semiconductor layer P2 and the second dielectric envelope D2, thus leaving the first semiconductor layer P1 and the first dielectric envelope D1 on the entire surface of the front face FA.

(43) Then, the second etching, masked by the mask MS12 as described above, can be time controlled to remove the residual structure (D1-P1) on the front face FA, while preserving the zone of contact CNT_P1 of the first semiconductor layer P1.

(44) Moreover, the steps described above in relation to FIGS. 1 to 7 can be implemented in a manner dedicated to the creation of the capacitive element, or in a manner shared with method steps also provided in the manufacturing of the integrated circuit (for example, with respect to the manufacturing of other integrated circuit devices, such as transistor devices).

(45) For example, the steps of forming the dielectric envelopes and semiconductor layer can be of the same nature, and repeated twice, in a manner dedicated to the formation of the capacitive element.

(46) Alternatively, the steps described above in relation to FIGS. 1 to 7 can be adapted, in particular the steps of masking and etching of FIGS. 6 and 7, in order to be part of a manufacturing method comprising similar formations. For example, the first dielectric envelope D1 and the first semiconductor layer P1 could be formed conjointly with steps of forming tunnel dielectric and a floating-gate region of EEPROM memory cells, while the second dielectric envelope D2 and the second semiconductor layer P2 could be formed conjointly with steps of forming control-gate dielectric and a control-gate region of EEPROM memory cells. Alternatively, the second dielectric envelope D2 and the second semiconductor layer P2 can be formed conjointly with steps of forming a layer of gate dielectric of low-voltage transistors, for example intended to operate at voltages between 1.2V and 3V, located in a logic part of the integrated circuit, and steps of forming the gate regions of the low-voltage transistors. Also, the etching of the plurality of excavations in the form of trenches TR can be carried out simultaneously with an etching of trenches intended to house vertical-gate regions of buried access transistors of the memory cells. Of course, certain manufacturing steps can remain dedicated to the formation of the capacitive element or to the formation of the other elements of the circuit. The method for manufacturing the EEPROM memories can also be slightly adapted in order to allow a joint integration of the method for manufacturing the capacitive element.

(47) In the devices resulting from such joint manufacturing methods, the elements formed by the same step consequently have first of all the same nature, that is to say that they have the same composition of materials in the same state (for example monocrystalline, polycrystalline or amorphous) and in the same proportions (for example the stoichiometry of an allow or the concentration of dopants), and secondly the same thickness (in particular with regard to the steps of forming by deposition or growth, but also the thickness in terms of depth of an implanted region, or the depth of a trench etched in a material of the same nature).

(48) FIG. 8 illustrates an embodiment of a capacitive element CAP with a high capacitive density, obtained by the method described above in relation to FIGS. 1 to 7.

(49) The implementation of the capacitive element CAP results from steps of typical finalizations, starting from the result described in relation to FIG. 7 (with the mask MS2 taken away).

(50) An electric connection has in particular been formed between the second semiconductor layer P2 and the semiconductor substrate SUB, for example via a track of the first level of metal M1 of the integrated circuit CI.

(51) In this respect, silicidation reactions allowed to form films of metal silicide (not shown) on zones of contact, in particular on an exposed part of the front face FA of the substrate SUB, and on top of the second semiconductor layer P2. Pillars of contacts CNT allow to electrically couple the semiconductor regions including the zones of contact with the first level of metal M1.

(52) The metallic track in the first level of metal M1 connecting the second semiconductor layer P2 and the semiconductor substrate SUB thus forms the terminal of the first electrode E1 of the capacitive element CAP.

(53) And, the zone of contact CNT_P1 of the first semiconductor layer P1, provided in the steps described in relation to FIGS. 6 and 7, allows to electrically couple a contact pillar CNT with the first semiconductor layer P1, and connected to a track of the first level of metal M1, thus forming the terminal of the second electrode E2 of the capacitive element CAP.

(54) To summarize, the integrated circuit CI includes a semiconductor substrate SUB in which a plurality of excavations in the form of trenches TR are sunk perpendicularly to the front face FA (direction Z).

(55) The excavations TR of the substrate SUB receive a capacitive element CAP of the MOS type (Metal Oxide Semiconductor) including a first electrode E1 electrically insulated from a second electrode E2 by a dielectric element.

(56) The second electrode E2 includes the first semiconductor layer P1, covering the part of the front face FA and conforming to the sides FL1 and the bottoms FD1 of the trenches TR while leaving a free space EL inside each trench.

(57) As for the first electrode E1, it includes the semiconductor substrate SUB and the second semiconductor layer P2 covering the part of the front face FA and filling the free spaces EL left inside each trench TR.

(58) The dielectric element comprises on the one hand the first dielectric envelope D1 covering a part of the front face FA and conforming to the sides FL1 and the bottoms FD1 of the trenches TR, and the second dielectric envelope D2 between the first semiconductor layer P1 and the second semiconductor layer, covering the part of the front face FA and conforming to the sides FL2 and the bottoms FD2 of the free spaces EL left inside each trench TR.

(59) In other words, the second electrode E2 is sandwiched between the semiconductor substrate SUB of the first electrode E1 on the one hand, and the second semiconductor layer P2 of the first electrode E1 on the other hand, and, in both cases, while following the shape of the excavations in the form of trenches TR of the substrate SUB.

(60) Since the substrate SUB is conventionally p-type doped, the first electrode E1, comprising the substrate SUB, can be intended to be polarized at a ground reference voltage, and the second electrode E2 can be intended to be polarized at a positive voltage.

(61) Consequently, between the first electrode E1 and the second electrode E2, a first capacitive interface C1 extends on the “outer” surface of the trenches, that is to say the surface formed by the sides FL1 and the bottoms FD1 of the trenches TR; and a second capacitive interface C2 extends on an “inner” surface of the trenches, that is to say the surface formed by the sides FL2 and the bottoms FD2 of the free spaces EL inside each trench TR (having a shape homothetic to the “outer” surface of the trenches).

(62) Thus, the size of the capacitive interface is defined on the one hand between the substrate SUB and the first semiconductor layer P1 (C1), already maximized by vertical portions on the sides FL1 of the trenches, and on the other hand between the first semiconductor layer P1 and the second semiconductor layer P2 (C2), also maximized by the vertical portions on the sides FL2 of the spaces left free EL inside the trenches.

(63) First results allowed to obtain a capacitive density of the capacitive element CAP descried in relation to FIG. 8 with values greater than 50 fF/μm.sup.2 (femtofarads per square micrometer) and even of 75 fF/μm.sup.2 to 100 fF/μm.sup.2.

(64) Moreover, the semiconductor substrate SUB can optionally include a doped region IMP having a type of conductivity opposite to the type of conductivity of the substrate SUB, locally at said front face FA of the substrate.

(65) The method described above in relation to FIGS. 1 to 7 can provide, in this respect, a step of implantation of dopants IMP having a type of conductivity opposite to the type of conductivity of the semiconductor substrate SUB, locally at said front face FA of the substrate, for example before the etching of the trenches TR described in relation to FIG. 1.

(66) For example, the implantation of the doped region IMP can be implemented conjointly with an implantation step also provided in the method for manufacturing the integrated circuit, in particular such as during the formation of a “counter-implant” region provided in a tunnel (or Fowler-Nordheim) injection zone of a memory cell of the EEPROM type.

(67) The doped region IMP allows for the formation of a source of minority carriers in the semiconductor substrate, which improves the behavior of the MOS capacitive element in inversion mode.

(68) FIG. 9 illustrates an example of a top view of the capacitive element CAP described in relation to FIG. 8, where the same elements carry the same references and will not be described in detail again here. The orientation of the reference frame X-Y-Z in the view of FIG. 9 corresponds to the orientation of the reference frame X-Y-Z in the view of FIG. 8.

(69) In this example, the capacitive element CAP is integrated into an elementary component CMP_EL.

(70) Contrary to the representations simplified by conciseness of FIGS. 1 to 8, FIG. 9 shows that the plurality of trenches TR is provided in such a way as to maximize the density on an elementary surface of the elementary component CMP_EL.

(71) The elementary component CMP_EL can be of the type standard cell (otherwise designated as “pre-characterized cell”) belonging to a library of elementary and standardized cells intended to be assembled by designers of integrated circuits, and provided to be compatible, in practice, in the case of manufacturing of an assembly of cells.

(72) Other types of elementary components exist, which can be called “slab”, “tile” or “pixel”, and have the same destination. For example, the size of the elementary component CMP_EL is approximately 10 μm*10 μm.

(73) Moreover, the invention is not limited to these embodiments and implementations, but encompasses all the alternatives thereof, for example the width of the trenches and the thicknesses of the layers superimposed in the trenches could be different than the examples of values given above. In particular, the thicknesses could be finer, and/or the width of the trenches could be greater.

(74) In which cases, the number of layers of dielectric and of semiconductor material superimposed and conforming together to the sides and the bottoms of the trenches could be increased, in order to multiple the number of capacitive interfaces inside each trench, between a first dielectric-semiconductor assembly creating the capacitive interface with the substrate and a last dielectric-semiconductor assembly completely filling each trench.

(75) FIG. 10 shows an alternative of the example of FIG. 8, in which the second semiconductor layer P2 does not completely fill each trench, but conforms to the sides and the bottoms of the second dielectric envelope D2 while leaving a free space inside each trench. The capacitive element CAP further includes at least one third assembly of a dielectric envelope D31, D32 and of a semiconductor layer P31, P32 filling the free spaces left inside each trench. Each third assembly conforms to the sides and the bottoms of the third semiconductor layer of another third underlying assembly inside each trench (with the exception of the first third assembly D31, P31 located on the second semiconductor layer P2), and leaves a free space inside each trench (except for a last third assembly D32, P32, the semiconductor layer P32 of which completely fills each trench).

(76) Each semiconductor layer P1, P2, P31, P32 would thus be alternatively electrically coupled to one and the other of the two electrodes E1, E2 of the capacitive element CAP, so that each one would be sandwiched on either side by semiconductor layers coupled to the other electrode.

(77) FIG. 11 illustrates an example of a manufacturing method adapted to the alternative of FIG. 10. The method comprises a step of etching trenches TR similar to the step described above in relation to FIG. 1, with for example a trench width LTR (FIG. 1) chosen at a value allowing to receive for example four assemblies, each of a dielectric layer D1, D2, D31, D32 and a semiconductor layer P1, P2, P31, P32.

(78) The method then includes a repetition of steps of formation of the assemblies of a dielectric layer Di and of a semiconductor layer Pi, iterated using the index i ranging from 1 to n (for example i=1; 2; 31; 32, in correspondence with FIG. 10).

(79) Each formation of the assemblies of a dielectric layer Di and of a semiconductor layer Pi is for example implemented in the manner described in relation to FIGS. 2 and 3, the last iteration corresponding to the implementation described in relation to FIGS. 4 and 5.

(80) Steps of masking MSi, here again repeated iteratively using the index i, can be configured in relation to each assembly Di/Pi in order to provide zones of contact, in a similar manner to the steps described in relation to FIGS. 6 and 7.

(81) A step CNT of connection is then provided to electrically connect each semiconductor layer with the respective electrodes E1, E2. In the order of their formation, each semiconductor layer is coupled alternatingly to the second electrode E2 and to the first electrode E1, the substrate being coupled to the first electrode E1.

(82) Of course, the number of assemblies of a dielectric layer Di and of a semiconductor layer Pi can be less than 4, that is to say equal to 3, or greater than 4. The thickness of the trenches can be chosen in this respect according to the thicknesses of the semiconductor layers P1, P2, P31, P32.