Semiconductor package

Abstract

A transistor (2) and a matching circuit substrate (3-6) are provided on a base plate (1) and connected to each other. A frame (15) is provided on the base plate (1) and surrounds the transistor (2) and the matching circuit substrate (3-6). The frame (15) has a smaller linear expansion coefficient than that of the base plate (1). A screwing portion (17) is provided in the frame (15). A size of the base plate (1) is smaller than that of the frame (15).

Claims

1. A semiconductor package comprising: a base plate; a transistor and a matching circuit substrate which are provided on the base plate and connected to each other; and a frame provided on the base plate and surrounding the transistor and the matching circuit substrate, wherein the frame is a single integral piece and has a smaller linear expansion coefficient than that of the base plate, a screwing portion is provided in the frame, and a size of the base plate is smaller than that of the frame.

2. The semiconductor package according to claim 1, wherein the screwing portion is provided in the frame such that a screw passing through the screwing portion to threadedly secure the semiconductor package directly engages with an upper surface of the frame so as to provide a downward force on the upper surface of the frame.

3. The semiconductor package according to claim 1, wherein the screwing portion provided in the frame is spaced from the base plate in a plan view.

4. The semiconductor package according to claim 1, wherein the transistor is provided on an upper surface of the base plate, and the screwing portion provided in the frame is positioned above the base plate.

5. The semiconductor package according to claim 1, wherein the transistor and the matching circuit substrate are provided on a largest surface of the base plate, and the frame is provided on the largest surface.

6. The semiconductor package according to claim 1, wherein the transistor and the matching circuit substrate are provided on an upper surface of the base plate, and the frame surrounds the transistor and the matching circuit substrate in a plane parallel with a plane of the upper surface.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

(1) FIG. 1 is a top view illustrating a semiconductor package according to a first embodiment.

(2) FIG. 2 is a cross-sectional view along I-II of FIG. 1.

(3) FIG. 3 is a top view illustrating the inside of the semiconductor package according to the first embodiment.

(4) FIG. 4 is a perspective view illustrating a semiconductor package according to the comparative example.

(5) FIG. 5 is a perspective view illustrating the displacement in the Z-direction of the back surface of the semiconductor package according to the comparative example.

(6) FIG. 6 is a side view of the semiconductor package according to the comparative example.

(7) FIG. 7 is a cross-sectional view illustrating a semiconductor package according to a second embodiment.

(8) FIG. 8 is a cross-sectional view illustrating a semiconductor package according to a third embodiment.

(9) FIG. 9 is a cross-sectional view illustrating a semiconductor package according to a fourth embodiment.

(10) FIG. 10 is a bottom view illustrating the semiconductor package according to the fourth embodiment.

DESCRIPTION OF EMBODIMENTS

(11) A semiconductor package according to the embodiments of the present disclosure will be described with reference to the drawings. The same components will be denoted by the same symbols, and the repeated description thereof may be omitted.

First Embodiment

(12) FIG. 1 is a top view illustrating a semiconductor package according to a first embodiment. FIG. 2 is a cross-sectional view along I-II of FIG. 1. FIG. 3 is a top view illustrating the inside of the semiconductor package according to the first embodiment. This semiconductor package is a transistor of a high-power internal matching circuit type.

(13) A transistor 2 and a matching circuit substrates 3 to 6 are provided on a base plate 1. An input lead terminal 7 is connected to wiring of the matching circuit substrate 3 with an Au wire 8. The wiring of the matching circuit substrate 3 and the wiring of the matching circuit substrate 4 are connected with an Au wire 9. The wiring of the matching circuit substrate 4 is connected to a control electrode of the transistor 2 with an Au wire 10. A lower electrode of the transistor 2 is connected to the base plate 1. An upper electrode of the transistor 2 is connected to wiring of the matching circuit substrate 5 with an Au wire 11. The wiring of the matching circuit substrate 5 and the wiring of the matching circuit substrate 6 are connected with an Au wire 12. The wiring of the matching circuit substrate 6 is connected to an output lead terminal 14 with an Au wire 13.

(14) A frame 15 is provided on the base plate 1, surrounding the transistor 2 and the matching circuit substrates 3 to 6. A cap 16 is provided on the frame 15, covering the transistor 2 and the matching circuit substrates 3 to 6 from above. The base plate 1 is made of CuMo having a linear expansion coefficient of 9.1 [10−6/K]. The frame 15 and the cap 16 are made of Kovar having a linear expansion coefficient of 5.2 [10−6/K]. Therefore, the frame 15 and the cap 16 have a smaller linear expansion coefficient than that of the base plate 1.

(15) Screwing portions 17 are provided in the frame 15. The screwing portions 17 are notches, two each of which is provided on each of two opposing sides of the frame 15. A screw 18 is passed through the screwing portion 17 to threadedly secure the semiconductor package onto a housing 19 of the semiconductor amplifier.

(16) Subsequently, the effect of the present embodiment will be described in comparison with a comparative example. FIG. 4 is a perspective view illustrating a semiconductor package according to the comparative example. FIG. 5 is a perspective view illustrating the displacement in the Z-direction of the back surface of the semiconductor package according to the comparative example. FIG. 6 is a side view of the semiconductor package according to the comparative example. In the comparative example, for providing the screwing portion 17 in the base plate 1 of the semiconductor package, it is necessary to increase the size of the base plate 1 having a large linear expansion coefficient. Hence warpage occurs in the semiconductor package, so that when the semiconductor package is mounted into the housing 19 of the semiconductor amplifier, a gap is generated between the lower surface of the base plate 1 and the housing 19 to change a path from the transistor 2 to the housing 19 which serves as a ground, thus causing decreases in high-frequency characteristics and reliability.

(17) In contrast, in the present embodiment, the size of the frame 15 having a small linear expansion coefficient is increased and the screwing portion 17 is provided in the frame 15. This eliminates the need to provide the screwing portion 17 in the base plate 1, and hence the size of the base plate 1 having a large linear expansion coefficient can be made smaller than that of the frame 15. It is thereby possible to prevent the warpage of the base plate 1 after the matching circuit substrates 3 to 6 and the transistor 2 have been mounted. Therefore, the adhesion between the lower surface of the base plate 1 and the housing 19 of the semiconductor amplifier increases to enable the grounding, so that it is possible to improve the high-frequency characteristics and reliability. Further, since the frame 15 above the base plate 1 is threadedly secured onto the housing 19 of the semiconductor amplifier, a corrective force for the warpage of the base plate 1 is larger than the case in which the base plate 1 is threadedly secured.

Second Embodiment

(18) FIG. 7 is a cross-sectional view illustrating a semiconductor package according to a second embodiment. In the present embodiment, the size of the cap 16 is increased, and the screwing portion 17 is provided. Then, the size of the base plate 1 having a large linear expansion coefficient is made smaller than that of the cap 16. It is thereby possible to prevent the warpage of the base plate 1. Therefore, the adhesion between the lower surface of the base plate 1 and the housing 19 of the semiconductor amplifier increases to enable the grounding, so that it is possible to improve the high-frequency characteristics and reliability. Further, since the cap 16 above the base plate 1 is threadedly secured onto the housing 19 of the semiconductor amplifier, a corrective force for the warpage of the base plate 1 is larger than the case in which the base plate 1 is threadedly secured.

Third Embodiment

(19) FIG. 8 is a cross-sectional view illustrating a semiconductor package according to a third embodiment. The screwing portion 17 is provided in the base plate 1 in the present embodiment. A ceramic substrate 20 is embedded in a groove provided on the lower surface of the base plate 1. The ceramic substrate 20 has the same material quality (i.e., linear expansion coefficient), thickness, and size as those of the matching circuit substrates 3 to 6. It is thereby possible to prevent the warpage of the base plate 1. Therefore, the adhesion between the lower surface of the base plate 1 and the housing 19 of the semiconductor amplifier increases to enable the grounding, so that it is possible to improve the high-frequency characteristics and reliability. However, the ceramic substrate 20 with larger thermal resistance than that of the base plate 1 is not disposed directly below the transistor 2 so as to maintain the thermal dissipation of the transistor 2.

Fourth Embodiment

(20) FIG. 9 is a cross-sectional view illustrating a semiconductor package according to a fourth embodiment. FIG. 10 is a bottom view illustrating the semiconductor package according to the fourth embodiment. The screwing portion 17 is provided in the base plate 1 in the present embodiment. The base plate 1 includes a first metal 21 made of CuMo and disposed directly below the transistor 2, and a second metal 22 made of molybdenum or the like having a smaller linear expansion coefficient and larger thermal resistance than those of the first metal 21.

(21) By incorporating the second metal 22 having a small linear expansion coefficient into the base plate 1, it is possible to prevent the warpage of the base plate 1. Therefore, the adhesion between the lower surface of the base plate 1 and the housing 19 of the semiconductor amplifier increases to enable the grounding, so that it is possible to improve the high-frequency characteristics and reliability.

(22) Further, the thermal dissipation is ensured by placing the first metal 21 with small thermal resistance directly below the transistor 2. Specifically, the heat of the transistor 2 is diffused through a region that spreads at an angle of 45 degrees from the lower surface of the transistor 2 to the lower surface of the base plate 1. Hence the second metal 22 with a small linear expansion coefficient is not provided in a region where the thermal resistance is affected but provided in a region where the thermal resistance is not affected.

REFERENCE SIGNS LIST

(23) 1 base plate; 2 transistor; 3 to 6 matching circuit substrate; 15 frame; 16 cap; 17 screwing portion; 20 ceramic substrate; 21 first metal; 22 second metal